



T-46-07-11

MM54HCT373/MM74HCT373/MM54HCT374/MM74HCT374

MM54HCT373/MM74HCT373
TRI-STATE® Octal D-Type Latch
MM54HCT374/MM74HCT374
TRI-STATE Octal D-Type Flip-Flop

General Description

The MM54HCT373/MM74HCT373 octal D-type latches and MM54HCT374/MM74HCT374 Octal D-type flip flops advanced silicon-gate CMOS technology, which provides the inherent benefits of low power consumption and wide power supply range, but are LS-TTL input and output characteristic & pin-out compatible. The TRI-STATE outputs are capable of driving 15 LS-TTL loads. All inputs are protected from damage due to static discharge by internal diodes to V_{CC} and ground.

When the MM54HCT373/MM74HCT373 LATCH ENABLE input is high, the Q outputs will follow the D inputs. When the LATCH ENABLE goes low, data at the D inputs will be retained at the outputs until LATCH ENABLE returns high again. When a high logic level is applied to the OUTPUT CONTROL input, all outputs go to a high impedance state, regardless of what signals are present at the other inputs and the state of the storage elements.

The MM54HCT374/MM74HCT374 are positive edge triggered flip-flops. Data at the D inputs, meeting the setup and hold time requirements, are transferred to the Q outputs on


positive going transitions of the CLOCK (CK) input. When a high logic level is applied to the OUTPUT CONTROL (OC) input, all outputs go to a high impedance state, regardless of what signals are present at the other inputs and the state of the storage elements.

MM54HCT/MM74HCT devices are intended to interface between TTL and NMOS components and standard CMOS devices. These parts are also plug in replacements for LS-TTL devices and can be used to reduce power consumption in existing designs.

Features

- TTL input characteristic compatible
- Typical propagation delay: 20 ns
- Low input current: 1 μA maximum
- Low quiescent current: 80 μA maximum
- Compatible with bus-oriented systems
- Output drive capability: 15 LS-TTL loads

Connection Diagram



Top View

'HC373

Order Number MM54HCT373* or MM74HCT373*

*Please look into Section 8, Appendix D for availability of various package types.

Top View

'HC374

Order Number MM54HCT374* or MM74HCT374*

4

T-46-07-11

MM54HCT373/MM74HCT373/MM54HCT374/MM74HCT374

Absolute Maximum Ratings (Notes 1 & 2)

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage (V _{CC})	-0.5 to +7.0V
DC Input Voltage (V _{IN})	-1.5 to V _{CC} +1.5V
DC Output Voltage (V _{OUT})	-0.5 to V _{CC} +0.5V
Clamp Diode Current (I _{IK} , I _{OK})	±20 mA
DC Output Current, per pin (I _{OUT})	±35 mA
DC V _{CC} or GND Current, per pin (I _{CC})	±70 mA
Storage Temperature Range (T _{STG})	-65°C to +150°C
Power Dissipation (P _D) (Note 3)	600 mW
S.O. Package only	500 mW
Lead Temp. (T _L) (Soldering 10 seconds)	260°C

Operating Conditions

	Min	Max	Units
Supply Voltage (V _{CC})	4.5	5.5	V
DC Input or Output Voltage (V _{IN} , V _{OUT})	0	V _{CC}	V
Operating Temp. Range (T _A)			
MM74HCT	-40	+85	°C
MM54HCT	-55	+125	°C
Input Rise or Fall Times (t _r , t _f)		500	ns

DC Electrical Characteristics V_{CC}=5V ±10% (unless otherwise specified)

Symbol	Parameter	Conditions	T _A =25°C			Units	
			Typ	74HCT T _A =-40 to 85°C	54HCT T _A =-55 to 125°C		
V _{IH}	Minimum High Level Input Voltage			2.0	2.0	2.0	V
V _{IL}	Maximum Low Level Input Voltage			0.8	0.8	0.8	V
V _{OH}	Minimum High Level Output Voltage	V _{IN} =V _{IH} or V _{IL} I _{OUT} =20 μA I _{OUT} =6.0 mA, V _{CC} =4.5V I _{OUT} =7.2 mA, V _{CC} =5.5V	V _{CC}	V _{CC} -0.1	V _{CC} -0.1	V _{CC} -0.1	V
			4.2	3.98	3.84	3.7	V
			5.7	4.98	4.84	4.7	V
V _{OL}	Maximum Low Level Voltage	V _{IN} =V _{IH} or V _{IL} I _{OUT} =20 μA I _{OUT} =6.0 mA, V _{CC} =4.5V I _{OUT} =7.2 mA, V _{CC} =5.5V	0	0.1	0.1	0.1	V
			0.2	0.26	0.33	0.4	V
			0.2	0.26	0.33	0.4	V
I _{IN}	Maximum Input Current	V _{IN} =V _{CC} or GND, V _{IH} or V _{IL}		±0.1	±1.0	±1.0	μA
I _{OZ}	Maximum TRI-STATE Output Leakage Current	V _{OUT} =V _{CC} or GND Enable=V _{IH} or V _{IL}		±0.5	±5.0	±10	μA
I _{CC}	Maximum Quiescent Supply Current	V _{IN} =V _{CC} or GND I _{OUT} =0 μA		8.0	80	160	μA
		V _{IN} =2.4V or 0.5V (Note 4)		1.0	1.3	1.5	mA

Note 1: Absolute Maximum Ratings are those values beyond which damage to the device may occur.
Note 2: Unless otherwise specified all voltages are referenced to ground.
Note 3: Power Dissipation temperature derating — plastic "N" package: -12 mW/°C from 65°C to 85°C; ceramic "J" package: -12 mW/°C from 100°C to 125°C.
Note 4: Measured per pin. All others tied to V_{CC} or ground.

AC Electrical Characteristics MM54HCT373/MM74HCT373

T-46-07-11

V_{CC} = 5.0V, t_r = t_f = 6 ns T_A = 25°C (unless otherwise specified)

Symbol	Parameter	Conditions	Typ	Guaranteed Limit	Units
t _{PHL} , t _{PLH}	Maximum Propagation Delay Data to Output	C _L = 45 pF	18	25	ns
t _{PHL} , t _{PLH}	Maximum Propagation Delay Latch Enable to Output	C _L = 45 pF	21	30	ns
t _{PZH} , t _{PZL}	Maximum Enable Propagation Delay Control to Output	C _L = 45 pF R _L = 1 kΩ	20	28	ns
t _{PHZ} , t _{PLZ}	Maximum Disable Propagation Delay Control to Output	C _L = 5 pF R _L = 1 kΩ	18	25	ns
t _w	Minimum Clock Pulse Width			16	ns
t _S	Minimum Setup Time Data to Clock			5	ns
t _H	Minimum Hold Time Clock to Data			10	ns

AC Electrical Characteristics MM54HCT373/MM74HCT373

V_{CC} = 5.0V ± 10%, t_r = t_f = 6 ns (unless otherwise specified)

Symbol	Parameter	Conditions	T _A = 25°C		74HCT	54HCT	Units
			Typ		T _A = -40 to 85°C	T _A = -55 to 125°C	
t _{PHL} , t _{PLH}	Maximum Propagation Delay Data to Output	C _L = 50 pF C _L = 150 pF	22	30	37	45	ns
			30	40	50	60	
t _{PHL} , t _{PLH}	Maximum Propagation Delay Latch Enable to Output	C _L = 50 pF C _L = 150 pF	25	35	44	53	ns
			32	45	56	68	
t _{PZH} , t _{PZL}	Maximum Enable Propagation Delay Control to Output	C _L = 50 pF C _L = 150 pF R _L = 1 kΩ	21	30	37	45	ns
			30	40	50	60	
t _{PHZ} , t _{PLZ}	Maximum Disable Propagation Delay Control to Output	C _L = 50 pF R _L = 1 kΩ	21	30	37	45	ns
t _{THL} , t _{TLH}	Maximum Output Rise and Fall Time	C _L = 50 pF	8	12	15	18	ns
t _w	Minimum Clock Pulse Width			16	20	24	ns
t _S	Minimum Setup Time Data to Clock			5	6	8	ns
t _H	Minimum Hold Time Clock to Data			10	13	20	ns
C _{IN}	Maximum Input Capacitance			10	10	10	pF
C _{OUT}	Maximum Output Capacitance			20	20	20	pF
C _{PD}	Power Dissipation Capacitance (Note 5)	OC = V _{CC}		5			pF
		OC = GND		52			pF

Note 5: C_{PD} determines the no load dynamic power consumption, P_D = C_{PD} V_{CC}² f + I_{CC} V_{CC}, and the no load dynamic current consumption, I_S = C_{PD} V_{CC} f + I_{CC}.

Truth Table

'373

Output Control	LE	Data	373 Output
L	H	H	H
L	H	L	L
L	L	X	Q ₀
H	X	X	Z

H = high level, L = low level
 Q₀ = level of output before steady-state input conditions were established.
 Z = high impedance

'374

Output Control	Clock	Data	Output (374)
L	↑	H	H
L	↑	L	L
L	L	X	Q ₀
H	X	X	Z

H = High Level, L = Low Level
 X = Don't Care
 ↑ = Transition from low-to-high
 Z = High Impedance state
 Q₀ = The level of the output before steady state input conditions were established.

MM54HCT373/MM74HCT373/MM54HCT374/MM74HCT374

4

MM54HCT373/MM74HCT373/MM54HCT374/MM74HCT374

AC Electrical Characteristics MM54HCT374/MM74HCT374

V_{CC}=5.0V, t_r=t_f=6 ns T_A=25°C (unless otherwise specified)

T-46-07-11

Symbol	Parameter	Conditions	Typ	Guaranteed Limit	Units
f _{MAX}	Maximum Clock Frequency		50	30	MHz
t _{PHL} , t _{PLH}	Maximum Propagation Delay to Output	C _L = 45 pF	20	32	ns
t _{PZH} , t _{PZL}	Maximum Enable Propagation Delay Control to Output	C _L = 45 pF R _L = 1 kΩ	19	28	ns
t _{PHZ} , t _{PLZ}	Maximum Disable Propagation Delay Control to Output	C _L = 5 pF R _L = 1 kΩ	17	25	ns
t _W	Minimum Clock Pulse Width			20	ns
t _S	Minimum Setup Time Data to Clock			5	ns
t _H	Minimum Hold Time Clock to Data			16	ns

AC Electrical Characteristics MM54HCT374/MM74HCT374

V_{CC}=5.0V ±10%, t_r=t_f=6 ns (unless otherwise specified)

Symbol	Parameter	Conditions	T _A = 25°C		74HCT	54HCT	Units
			Typ	Guaranteed Limits		T _A = -40 to 85°C	
f _{MAX}	Maximum Clock Frequency			30	24	20	MHz
t _{PHL} , t _{PLH}	Maximum Propagation Delay to Output	C _L = 50 pF C _L = 150 pF	22	36	45	48	ns
			30	46	57	69	ns
t _{PZH} , t _{PZL}	Maximum Enable Propagation Delay Control to Output	C _L = 50 pF C _L = 150 pF R _L = 1 kΩ	21	30	37	45	ns
			30	40	50	60	ns
t _{PHZ} , t _{PLZ}	Maximum Disable Propagation Delay Control to Output	C _L = 50 pF R _L = 1 kΩ	21	30	37	45	ns
t _{THL} , t _{TLH}	Maximum Output Rise and Fall Time	C _L = 50 pF	8	12	15	18	ns
t _W	Minimum Clock Pulse Width			16	20	24	ns
t _S	Minimum Setup Time Data to Clock			20	25	30	ns
t _H	Minimum Hold Time Clock to Data			5	5	5	ns
C _{IN}	Maximum Input Capacitance			10	10	10	pF
C _{OUT}	Maximum Output Capacitance			20	20	20	pF
C _{PD}	Power Dissipation Capacitance (Note 5)	OC = V _{CC} OC = GND		5			pF
				58			pF


Note 5: C_{PD} determines the no load power consumption, P_D = C_{PD} V_{CC}² f + I_{CC} V_{CC}, and the no load dynamic current consumption, I_S = C_{PD} V_{CC} f + I_{CC}.

T-46-07-11


MM54HCT373/MM74HCT373/MM54HCT374/MM74HCT374

Logic Diagrams

MM54HCT373/MM74HCT373



MM54HCT374/MM74HCT374



4