

PanaX Series

The One to Watch for Constant Innovation-Making the Future Come Alive

**MICROCOMPUTER MN102L00
MN102L2503/25A/25D/
25Z/25G/F25Z/490A/62D/
62F/62G
LSI User's Manual**

Pub.No.22262-010E

PanaXSeries is a trademark of Matsushita Electric Industrial Co., Ltd.

The other corporation names, logotypes and product names written in this manual are trademarks or registered trademarks of their corresponding corporations.

The MN102LF25Z is manufactured and sold under the License Agreement with BULL CP8 Inc., and the use of the MN102LF25Z into the IC card is not allowed.

Request for your special attention and precautions in using the technical information and semiconductors described in this manual.

- (1) The approval of the Japanese Government is required for the export of any products and technologies listed in this manual which are subjected to the provisions of the Foreign Exchange and Foreign Trade Law.
- (2) The contents of this manual are subject to change without notice to improve design, function, or performance.
- (3) Matsushita Electronics assumes no responsibility or liability for damages or for infringements of patents or other rights arising from use of the information in this manual.
- (4) The contents of this manual may not be copied or reproduced without permission in writing from Matsushita Electronics.
- (5) This manual describes standard specifications. Obtain the latest product standard specifications before you design, purchase, or use.

For inquiries regarding this manual or any Matsushita semiconductor, please contact one of the sales offices listed at the end of this manual or the sales department of Matsushita Electronics Corporation.

About This Manual

This manual is intended for assembly-language programming engineers. It describes the internal configuration and hardware functions of the MN102L25x series microcontrollers.

Text Conventions

This manual contains titles, sub-titles, special notes and warnings. Supplementary comments appear in the sidebar.



Key Information

This note describes key points of an operation.



Warning

Please read and follow these instructions to prevent damage or reduced performance.

Finding Desired Information

This manual provides four methods for finding desired information quickly and easily.

- (1) An index for the front of the manual for finding each section.
- (2) A table of contents at the front of the manual for finding desired titles.
- (3) A list of figures at the front of the manual for finding illustrations and charts by names.
- (4) A chapter name is located at the upper corner of each page.

Related Manuals

■ MN10200 Series Linear Addressing Version LSI User Manual

(Describes the MN10200 series specifications)

■ MN10200 Series Linear Addressing Version Instruction Manual

(Describes the instruction set)

■ MN10200 Series Linear Addressing Version C Compiler User Manual Usage Guide

(Describes the installation, commands, and options for the C compiler)

■ MN10200 Series Linear Addressing Version C Compiler User Manual Language Description (Describes the syntax for the C compiler)

■ MN10200 Series Linear Addressing Version C Compiler User Manual Library Reference (Describes the standard libraries for the C compiler)

■ MN10200 Series Linear Addressing Version Cross Assembler User Manual Language Description (Describes the assembler syntax and notation)

■ MN10200 Series Linear Addressing Version C Source Code Debugger User Manual (Describes the use of the C source code debugger)

■ MN10200 Series Linear Addressing Version PanaXSeries Installation Manual (Describes the installation of the C compiler, cross-assembler, and C source code debugger and the procedures for using the in-circuit emulator)

Questions and Comments

Please send your questions, comments and suggestions to the semiconductor design center closest to you. See the last page of this manual for a list of addresses and telephone numbers.

Contents

0

Chapter 1 General Description

1

Chapter 2 Bus Interface

2

Chapter 3 Interrupts

3

Chapter 4 Timers

4

Chapter 5 Serial Interface

5

Chapter 6 Analog Interface

6

Chapter 7 ATC

7

Chapter 8 Ports

8

Chapter 9 Appendix

9

Contents

Chapter 1 General Description

1-1	General Description	2
1-1-1	Introduction	2
1-1-2	Features	2
1-1-3	Overview	5
1-2	Basic Specifications	8
1-3	Block Diagram	10
1-4	Pin Description	12
1-4-1	List of Pin Functions	13
1-5	External Dimensions	23

Chapter 2 Bus Interface

2-1	Bus Interface	26
2-1-1	Overview	26
2-1-2	Control Registers	32
2-1-3	ROM Burst Mode Timing	36
2-2	External Memory Connection Examples	40
2-2-1	Memory Expansion Mode (Address/Data Separated Mode) ..	40
2-2-2	External Memory Connection Examples (Address/Data Separated Mode)	42
2-2-3	Memory Expansion Mode (Address/Data Shared Mode)	48
2-2-4	External Memory Connection Examples (Address/Data Shared Mode)	50

Chapter 3 Interrupts

3-1	Interrupts	56
3-1-1	Overview	56
3-2	External Interrupts	58
3-2-1	External Pin Interrupts	58
3-2-2	NMI Interrupts	58
3-3	Interrupt Setup Examples	60
3-3-1	External Pin Interrupt Setup	60
3-3-2	Watchdog Timer Interrupt	62

Chapter 4 Timers

4-1	Timers	66
4-1-1	Overview	66
4-1-2	Control Registers	74
4-1-3	Timer Block Diagrams	75
4-2	8-bit Timer Setup Examples	80
4-2-1	Event Counter Using 8-bit Timer	80
4-2-2	Clock Output Using 8-bit Timer	82
4-2-3	Interval Timer Using 8-bit Timer	85
4-3	16-bit Timer Setup Examples	88
4-3-1	Event Counter Using 16-bit Timer	88
4-3-2	PWM Output Using 16-bit Timer	90
4-3-3	Two-phase PWM Output Using 16-bit Timer	93
4-3-4	One-phase Capture Input Using 16-bit Timer	96
4-3-5	Two-phase Capture Input Using 16-bit Timer	98
4-3-6	Two-phase Encoder Input (4x) Using 16-bit Timer	100
4-3-7	One-shot Pulse Output Using 16-bit Timer	102
4-3-8	External Count Direction Control Using 16-bit Timer	104
4-3-9	External Reset Control Using 16-bit Timer	106

Chapter 5 Serial Interface

5-1	Serial Interface	110
5-1-1	Overview	110
5-1-2	Control Registers	111
5-1-3	Serial Interface Connection	113
5-2	Serial Interface Setup Examples	116
5-2-1	Serial Transmission in Asynchronous Mode Using Timer 2 ...	116
5-2-2	Serial Reception in Synchronous Mode Using Timer 2	120
5-2-3	Serial Transmission/Reception in I ² C Mode Using Timer 3	121

Chapter 6 Analog Interface

6-1	Analog Interface	124
6-1-1	Overview	124
6-1-2	Control Registers	129
6-2	Analog Interface Setup Examples	130
6-2-1	One Channel A/D Conversion Using AN2 Pin	130
6-2-2	Multiple Channel A/D Conversion Using AN2 to AN0 Pins	132

6-1-2	Control Registers	129
6-2	Analog Interface Setup Examples	130
6-2-1	One Channel A/D Conversion Using AN2 Pin	130
6-2-2	Multiple Channel A/D Conversion Using AN2 to AN0 Pins	132

Chapter 7 ATC

7-1	ATC	136
7-1-1	Overview	136
7-1-2	Control Registers	138
7-2	ATC Setup Examples	139
7-2-1	Serial Reception	139

Chapter 8 Ports

8-1	Ports	142
8-1-1	Overview	142
8-1-2	Control Registers	150
8-2	Byte Swap Registers	158
8-2-1	Overview	158
8-3	Pullup Control Register	159
8-3-1	Overview	159

Chapter 9 Appendix

9-1	Electrical Characteristics	162
9-1-1	Electrical Characteristics 5 V	162
9-1-2	Electrical Characteristics 3 V	179
9-2	Data Appendix	205
9-2-1	List of Special Registers	205
9-2-2	Address Map	262
9-2-3	List of Pin Functions	264
9-3	MN102L00 Series Linear Address Edition Instructions	266
9-4	Initialization Program	276
9-5	EPROM Version	278

9-5-1	Overview	278
9-5-2	Connecting Adaptor Socket	279
9-5-3	Programming	282
9-6	Flash EEPROM Version	292
9-6-1	Overview	292
9-6-2	Flash EEPROM Programming	293
9-6-3	PROM Writer Mode	293
9-6-4	Onboard Serial Programming Mode	294
9-6-5	Hardware Used in Serial Programming Mode	294
9-6-6	Connecting Onboard Serial Programming Mode	296
9-6-7	System Configuration for Onboard Serial Programming	297
9-6-8	Onboard Serial Programming Mode Setup	299
9-6-9	Branch to User Program	301
9-6-10	Serial Interface for Onboard Serial Programming	302
9-6-11	PROM Writer/Onboard Serial Programming	303

List of Figures

Figure 1-1-1	Address Space	5
Figure 1-1-2	Interrupt Controller Configuration	7
Figure 1-1-3	Interrupt Servicing Sequence	7
Figure 1-3-1	Block Diagram	10
Figure 1-4-1	Pin Configuration	12
Figure 1-4-2	OSCI, OSCO Connection Example	22
Figure 1-4-3	XI, XO Connection Example	22
Figure 1-4-4	Reset Pin Connection Example	22
Figure 1-4-5	WAIT Signal Control Circuit Connection Example	22
Figure 1-5-1	External Dimensions	23
Figure 2-1-1	Address Space	26
Figure 2-1-2	Bus Controller	27
Figure 2-1-3	Memory Expansion Mode (Address/Data Shared Pin Configuration)	28
Figure 2-1-4	Memory Expansion Mode (Address/Data Separated Pin Configuration)	28
Figure 2-1-5	Processor Mode (Address/Data Shared Pin Configuration)	29
Figure 2-1-6	Processor Mode (Address/Data Separated Pin Configuration)	29
Figure 2-1-7	Single-chip Mode	30
Figure 2-1-8	ROM Timing for Burst Mode (4 bytes for Page Size)	36
Figure 2-1-9	ROM Burst Mode Access Timing	37
Figure 2-1-10	Access Timing Memory Connection Example during ROM Burst Mode	38
Figure 2-2-1	Memory Connection Example with 16-bit Bus Width (Address/Data Separated Mode)	42
Figure 2-2-2	Memory Connection Example with 8-bit Bus Width (Address/Data Separated Mode)	43
Figure 2-2-3	No Wait Access Timing with 16-bit Bus Width	44
Figure 2-2-4	1 Wait Access Timing with 16-bit Bus Width	44
Figure 2-2-5	Handshake Access Timing with 16-bit Bus Width	45
Figure 2-2-6	No Wait Access Timing with 8-bit Bus Width	45
Figure 2-2-7	1 Wait Access Timing with 8-bit Bus Width	46
Figure 2-2-8	Handshake Access Timing with 8-bit Bus Width	46

Figure 2-2-9	Access Timing During Bus Request (Address/Data Separated Mode)	47
Figure 2-2-10	Memory Connection Example with 16-bit Bus Width (Address/Data Shared Mode)	50
Figure 2-2-11	Memory Connection Example with 8-bit Bus Width (Address/Data Shared Mode)	51
Figure 2-2-12	Fixed Wait Access Timing with 16-bit Bus Width	52
Figure 2-2-13	Handshake Access Timing with 16-bit Bus Width	52
Figure 2-2-14	Fixed Wait Access Timing with 8-bit Bus Width	53
Figure 2-2-15	Handshake Access Timing with 8-bit Bus Width	53
Figure 2-2-16	Access Timing During Bus Request (Address/Data Shared Mode)	54
Figure 3-3-1	External Pin Interrupt Timing	61
Figure 3-3-2	Watchdog Timer Interrupt Timing	63
Figure 4-1-1	Event Counter Timing	68
Figure 4-1-2	Timer Output, Interval Timer Timing	68
Figure 4-1-3	PWM Output Timing (Timer 6 and Timer 7)	68
Figure 4-1-4	PWM Output Timing (Data Write) (Timer 6 and Timer 7)	69
Figure 4-1-5	Two-phase Timer Output Timing (Timer 6 and Timer 7)	69
Figure 4-1-6	One-shot Pulse Output Timing (Timer 6 and Timer 7)	69
Figure 4-1-7	One-phase Capture Input Timing (Timer 6 and Timer 7)	70
Figure 4-1-8	Two-phase Capture Input Timing (Timer 6 and Timer 7)	70
Figure 4-1-9	Two-phase Encoder (4x) Timing	70
Figure 4-1-10	Two-phase Encoder (1x) Timing (Timer 6 and Timer 7)	71
Figure 4-1-11	External Count Direction Control Timing (Timer 6 and Timer 7)	71
Figure 4-1-12	External Count Reset Control (Two-phase Encoder) Timing (Timer 6 and Timer 7)	71
Figure 4-1-14	Timer 0 Block Diagram	75
Figure 4-1-15	Timer 1 Block Diagram	75
Figure 4-1-16	Timer 2 Block Diagram	76
Figure 4-1-17	Timer 3 Block Diagram	76
Figure 4-1-18	Timer 4 Block Diagram	77
Figure 4-1-19	Timer 5 Block Diagram	77

Figure 4-1-20	Timer 6 Block Diagram	78
Figure 4-1-21	Timer 7 Block Diagram	78
Figure 4-2-1	Event Counter Timing	81
Figure 4-2-2	Clock Output Configuration (1)	82
Figure 4-2-3	Clock Output Timing	84
Figure 4-2-4	Clock Output Configuration (2)	85
Figure 4-2-5	Interval Timer Timing	87
Figure 4-3-1	Event Counter Timing	89
Figure 4-3-2	PWM Timing	92
Figure 4-3-3	PWM Timing in Double Buffer Mode	92
Figure 4-3-4	Two-phase PWM Timing	94
Figure 4-3-5	Two-phase PWM Timing in Double Buffer Mode	95
Figure 4-3-6	One-phase Capture Timing	97
Figure 4-3-7	Two-phase Capture Timing	99
Figure 4-3-8	Two-phase Encoder Input Timing	101
Figure 4-3-9	One-shot Pulse Output Timing	103
Figure 4-3-10	External Count Direction Control Timing	105
Figure 4-3-11	External Reset Control Timing	107
Figure 5-1-1	Serial Interface Configuration	110
Figure 5-1-2	SCnSTR Change Timing	112
Figure 5-1-3	Asynchronous Connection	113
Figure 5-1-4	Synchronous Connection	113
Figure 5-1-5	I ² C Mode Connection	114
Figure 5-2-1	Asynchronous Transmission Configuration	116
Figure 5-2-2	Bit Transmission Timing in Asynchronous Mode	118
Figure 5-2-3	Transmission/Reception in I ² C Mode	122
Figure 6-1-1	Analog Interface Configuration	124
Figure 6-1-2	A/D Conversion Timing	125
Figure 6-1-3	One Channel/Single Conversion Timing	126
Figure 6-1-4	Multiple Channels/Single Conversion Timing	126
Figure 6-1-5	One Channel/Continuous Conversion Timing	127
Figure 6-1-6	Multiple Channels/Continuous Conversion Timing	127
Figure 6-1-7	Analog Interface Block Diagram	128
Figure 6-2-1	One Channel A/D Conversion	130

Figure 6-2-2	Multiple Channel A/D Conversion	132
Figure 6-2-3	A/D Conversion Timing	133
Figure 7-1-1	ATC Operations	137
Figure 7-2-1	Serial Reception Data Transfer	140
Figure 7-2-2	Last Data Transfer Timing	140
Figure 8-2-1	Byte Swap Register	158
Figure 9-1	System Clock Timing	197
Figure 9-2	Reset Timing	197
Figure 9-3	Data Transfer Signal Timing (Address/Data Separated Mode, Without Wait)	198
Figure 9-4	Data Transfer Signal Timing (Address/Data Separated, With Wait)	199
Figure 9-5	Data Transfer Signal Timing (Address/Data Shared Mode, Without Wait)	200
Figure 9-6	Data Transfer Signal Timing (Address/Data Shared, With Wait)	201
Figure 9-7	Data Transfer Signal Timing (Burst ROM Interface)	202
Figure 9-8	Bus Authority Request Signal Timing	203
Figure 9-9	Interrupt Signal Timing	203
Figure 9-10	Serial Interface Signal Timing 1 (Synchronous Serial Transmission: Transfer in Progress)	203
Figure 9-11	Serial Interface Signal Timing 2 (Synchronous Serial Transmission: Transfer End Timing at SBT Input)	203
Figure 9-12	Serial Interface Signal Timing 3 (Synchronous Serial Transmission: Transfer End Timing at SBT Output)	204
Figure 9-13	Serial Interface Signal Timing 4 (Synchronous Serial Reception)	204
Figure 9-14	Timer/Counter Signal Timing	204
Figure 9-5-1	Memory Map During EPROM Parallel Mode	278
Figure 9-5-2	Pin Configuration of Adaptor Socket	279
Figure 9-5-3	EPROM Pin Configuration	280
Figure 9-5-4	Adaptor Socket-MN102LP25x Pin Connection	281
Figure 9-5-5	Word Program Timing	285

Figure 9-5-6	Word Program Flow	286
Figure 9-5-7	Page Program Timing	289
Figure 9-5-8	Page Program Flow	290
Figure 9-5-9	High-Temperature Test Flow	291
Figure 9-6-1	Memory Map for Flash EEPROM Version	292
Figure 9-6-2	Flash EEPROM Program Flow	293
Figure 9-6-3	8-bit Serial Interface Block Diagram for Serial Writer	294
Figure 9-6-4	Flash EEPROM Memory Space	295
Figure 9-6-5	Pin Configuration During Serial Programming	296
Figure 9-6-6	System Configuration for Onboard Serial Writer	297
Figure 9-6-7	Target Board-Serial Writer Connection	297
Figure 9-6-8	Timing for Onboard Serial Programming Mode	299
Figure 9-6-9	Load Program Start Flow	300
Figure 9-6-10	Reset Service Routine Flow	301
Figure 9-6-11	Interrupt Service Routine Flow	301
Figure 9-6-12	Data Transfer Timing	302
Figure 9-6-13	Programming Flow	303

List of Tables

Table 1-1-1	Memory Modes	5
Table 1-2-1	Basic Specifications	8
Table 1-3-1	Block Functions	11
Table 1-4-1	List of Pin Functions	13
Table 2-1-1	CS Signal Generation	27
Table 2-1-2	List of Bus Interface Control Registers	32
Table 3-1-1	List of Interrupt Control Registers	56
Table 4-1-1	Timer Function	66
Table 4-1-2	List of Timer Control Registers	74
Table 5-1-1	Serial Interface Features	110
Table 5-1-2	List of Serial Interface Control Registers	111
Table 5-1-3	Baud Rate Setup Example in Asynchronous Mode (External Oscillation at 20 MHz)	115
Table 5-1-4	Baud Rate Setup Example in Asynchronous Mode (External Oscillation at 19.6608 MHz)	115
Table 5-1-5	Baud Rate Setup Example in Asynchronous Mode (External Oscillation at 17.2032 MHz)	115
Table 5-1-6	Baud Rate Setup Example in Asynchronous Mode (External Oscillation at 16 MHz)	115
Table 5-1-7	Baud Rate Setup Example in Asynchronous Mode (External Oscillation at 14 MHz)	115
Table 5-1-8	Baud Rate Setup Example in Asynchronous Mode (External Oscillation at 12 MHz)	115
Table 5-1-9	Baud Rate Setup Example in Asynchronous Mode (External Oscillation at 10 MHz)	115
Table 5-1-10	Baud Rate Setup Example in Asynchronous Mode (External Oscillation at 8 MHz)	115

Table 6-1-1	A/D Converter Functions	125
Table 6-1-2	List of A/D Conversion Control Registers	129
Table 7-1-1	ATC Functions	136
Table 7-1-2	List of ATC Control Registers	138
Table 8-1-1	Port Functions	142
Table 8-1-2	List of Port Control Registers	150
Table 8-1-2	Pullup Control Registers	159
Table 9-5-1	Operating Mode Selection	282
Table 9-6-1	Clock Frequency	298

Chapter 1 General Description

1


1-1 General Description

1-1-1 Introduction

The MN10200 series linear addressing version designs the new architecture for C-language programming based on a detailed analysis for embedded applications. This improves the system architecture in speed and function to meet the requirements in user systems including miniaturization and low power consumption.

The 16-bit MN102L (P, F) 25x series contains various peripheral functions and memory interfaces for supporting four chip select (CS) signals and Burst ROM. This improves high real-time control performance in a wide variety of fields including printers, electric instruments, audiovisual equipment, electric appliances, automobiles, robotics and computer peripheral devices. This series adapts a load/store architecture method for computing within registers and a harvard architecture method for separating instructions bus and operand bus. Using one byte/one machine cycle basic instructions reduces code size and improves compiler efficiency.

[Model Explanation]



1-1-2 Features


This series contains a flexible and optimized hardware architecture as well as a simple and efficient instruction set. This allows economy and speed. This section describes the features of this series CPU.

1. Linear Addressing for Large Systems

The MN10200 series contains up to 16 Mbytes of linear address space. The CPU provides an effective development environment without detecting borders between address spaces. The hardware architecture is also optimized for large systems. The memory is not divided into instruction areas and data areas so that operations can share instructions.


2. Single-byte Basic Instruction Length

The MN10200 series has replaced general registers with eight internal CPU registers divided four address registers (A0 - A3) and four data registers (D0-D3). The register specification fields are four bits or less, and the code sizes of the frequently used basic instructions including register- to-register operations and load/store operations are one byte.



3. High-speed Pipeline Processing

The MN10200 series executes instructions in a 3-stage pipeline: fetch, decode and execute. This allows the MN10200 series to execute instructions of single byte in one machine cycle (100 ns with a 20-MHz oscillator).




4. Simple Instruction Set

The MN10200 series uses an instruction set of 36 instructions, designed specially for the programming model for embedded applications. To compress the code size, instructions have a variable length of one byte to five bytes. The most frequently used instructions in C-language compiler are single byte.

5. High-speed Interrupt Response

The MN10200 series suspends instruction execution even during the execution of the instruction with long execution cycles. After an interrupt occurs, the program moves to the interrupt service routine within 11 cycles or less. The MN10200 series improves real-time control performance using the interrupt handler which adjusts interrupt servicing speed depending on user requirements.



6. Flexible Interrupt Control Structure

The interrupt controller divides into eight groups (of them, group 0 is reserved for NMI) and supports a maximum of four vectors for each group in total of 26 vectors. Each group can be set to one of seven priority levels. This provides the software design flexibility and control. The CPU is compatible with software from previous Panasonic peripheral modules.

7. High-speed, High-functional External Interface

The MN10200 series supports external interface functions including chip select (CS) signal generation, handshake function and bus arbitration.

8. C-Language Development Environment

The MN10200 series contains highly efficient C compiler and simple hardware optimized for C-language programming. With this advantage, this series improves development environment for C-language embedded applications without expanding the program size. The **PanaXSeries** development tools support the MN10200 series devices.

9. Outstanding Power Savings


The MN10200 series contains separate buses which distribute and reduce load capacitance. This reduces overall power consumption. The MN10200 series also supports three modes of SLOW, HALT and STOP for power savings.

1-1-3 Overview

This section describes the basic configuration and function of this series.

■ Address Space

The memory contains up to 16-Mbyte linear address space. The instruction area and data area are not separated so that internal RAM, special function registers for internal peripheral functions are allocated into the first 64 kbytes in memory as the basic configuration. Three memory modes shown in Table 1-1-1 are available depending on models and sizes of user programs.



This is a general example of the memory expansion mode.

Both start address and end address of internal RAM are changed within x'008000' to x'00FBFF' depending on models.

The start address of internal ROM is fixed at x'008000' while the end address of internal ROM depending on sizes of internal ROM. (The end address in this example is 496 kbytes.)


Figure 1-1-1 Address Space

Table 1-1-1 Memory Modes

Mode	Address Bit Width	Internal ROM Capacity
Single-chip Mode	Up to 24 bits	16 kbytes or more
Memory Expansion Mode		
Processor Mode		None


■ Internal Registers, Memory and Special Function Registers

Program Counter




The program counter specifies the address (24 bits) of the program during the execution.

Address Registers



The address registers specify the data location on the memory. Of four registers, A3 is assigned as the stack pointer.

Data Registers




The data registers perform all arithmetic and logic operations. When the byte (8-bit) data or the word (16-bit) data is transferred to memory or another register, the instruction adds a zero or sign extension.

Multiplication/Division Register



The multiplication/division register stores the upper 16 bits of the 32-bit product of the multiplication operations. In division operations, this register stores the upper 16 bits of the 32-bit dividend before the execution and the 16-bit remainder of the quotient after the execution.

Processor Status Word



The processor status word indicates the CPU status. This register stores the operation result flags and interrupt mask levels.

Memory, Special Registers, I/O Ports

ROM
RAM
CPUM, MEMCTR, IAGR
GnICR
SCnCTR, SCnTRB, SCnSTR
ANCTR, ANBUF
TMnMD, TMnBC, TMnBR...
MEMMDn, EXMCTR
ATCBC, ATCCTR
PnOUT, PnIN, PnDIR

Memory (ROM and RAM), special registers for controlling peripheral functions and I/O ports are assigned to the same address space.

Internal ControlRegisters

Interrupt Control Registers

Serial Interface

A/D Converter

Timers/Counters

Memory Control

ATC Controller

I/O Ports

■ Interrupt Controller

The interrupt controller (group 0 to group 7) allocated to the outside of the CPU controls all nonmaskable interrupts and maskable interrupts except reset. Each group contains up to four interrupt vectors and specifies any of seven priority levels.




Figure 1-1-2 Interrupt Controller Configuration

The CPU checks the processor status word status to determine whether an interrupt request is accepted or not. When an interrupt is accepted, automatic servicing by hardware starts and the program counter and PSW are pushed to the stack. Next, the program moves to the interrupt, searches to the interrupt vector and branches to the entry address of the interrupt service for that interrupt.




Figure 1-1-3 Interrupt Servicing Sequence

1-2 Basic Specifications

This section describes the basic specification of this series. Please refer to Product Standards for details.

Table 1-2-1 Basic Specifications (1/2)

CPU Structure	Load/store architecture Eight registers: Four 24-bit data registers Four 24-bit address registers Others: 24-bit program counter 16-bit processor status word 16-bit multiplication/division register
Instruction	36 instructions 6 addressing modes One-byte basic instruction length Code assignment: 1 to 2 bytes (Basic) + 0 to 3 bytes (Extension)
Basic Performance	10 MHz internal operating frequency with a 20-MHz oscillator Clock cycles: For instruction execution, minimum 1 cycle (100 ns) For register-to-register operations, minimum 1 cycle For load/store operations, minimum 1 cycle For branch operations, 1 to 3 cycles
Pipeline	3-stage: Instruction fetch, decode, execute
Address Space	16-Mbyte linear address space
External Bus	24-bit address bus Four chip select (CS) signals (fixed addresses) 8- or 16- bit data bus Minimum 1 bus cycle (100 ns with a 20-MHz oscillator) Set bus width for each 4 Mbytes Set wait control (Handshake setting and fixed wait setting are possible.) Support ROM burst mode Select address/data separate pins or address/data shared pins
Low-power Mode	SLOW mode, STOP mode, HALT mode
Frequency Circuit	High-speed: Up to 20 MHz Low-speed: Up to 32 kHz

Table 1-2-1 Basic Specifications (2/2)

Interrupt	26 vectors 3 nonmaskable interrupts 23 maskable interrupts (7 interrupt priority level settings) 6 external interrupts 5 external interrupts (individual IRQ, edge specification) 1 external nonmaskable interrupt 20 internal interrupts 12 timer interrupts, 4 serial interrupts, 1 ATC interrupt, 1 A/D interrupt, 1 watchdog timer interrupt, 1 undefined instruction interrupt
Timer/Counter	Six 8-bit timers (down counters) - Reload timer - Cascading function (form as 16-bit or 40-bit timer) - Timer output (duty of 1:1) - Internal clock source or external clock source - Serial interface clock generation - Start timing generation for A/D converter Two 16-bit timers (up/down counters) - Two channels of compare/capture registers - Internal clock source or external clock source - Timer output (duty of 1:1) (Max. of four channels) - PWM/one-shot pulse output (Max. of two channels) - Two-phase encoder input (4x or 1x method) 17-bit watchdog timer
ATC *	1 Channel (fixed between serial channel 0 and internal RAM) - Serial (ch0) transmit/receive interrupt request 600 ns of 1-byte data transfer speed with a 20-MHz oscillator
Serial Interface	Two UART/Synchronous (shared) serial interfaces
Analog Interface	A/D converter - Eight 8-bit inputs - Auto scanning (1 to 8 channel settings)
Byte-swap Register	2-byte byte-swap, 3-byte byte-swap, or 4-byte byte-swap
I/O Port	80 I/O ports (All shared pins except ROM less) 48 I/O ports (all shared pins, with ROM less)
Package	100-pin LQFP

1-3 Block Diagram

Figure 1-3-1 shows the block diagram including the CPU core and the table 1-3-1 describes the block functions.




Figure 1-3-1 Block Diagram

Table 1-3-1 Block Functions

Block	Function
Clock Generator	The clock generator contains the clock oscillation circuit connected to an external crystal and supplies the clock to all CPU blocks.
Program Counter	The program counter generates addresses for instruction queues. Normally, it increments based on the sequencer indication, but for branch instructions and interrupt acceptance, it sets the branch address or ALU operation results.
Instruction Queue	The instruction queue saves up to 4 bytes of prefetched instructions.
Instruction Decoder	The instruction decoder decodes the instruction queue content, generates control signals needed for the instruction execution, and executes the instruction by controlling each block in the CPU.
Instruction Execution Controller	The instruction execution controller controls the operations of each CPU function based on results from the instruction decoder and interrupt requests.
ALU	The ALU calculates the operand addresses for arithmetic operations, logic operations, shift operations, register relative indirect addressing, indexed addressing and register indirect addressing.
Internal ROM, Internal RAM	Internal ROM and internal RAM are allocated as the program, data and stack areas.
Address Registers (An)	The address registers (An) store the addresses of memory accessed during data transfer. They also store the base addresses in the register relative indirect, indexed addressing and register indirect addressing modes.
Operation Registers (Dn, MDR)	The data registers (Dn) store the operation results and transfer the data to memory. They also store the operand addresses in indexed addressing and register indirect addressing mode. The multiplication/division register (MDR) stores the data for multiplication/division operations.
PSW	The processor status word (PSW) stores the flags that indicate the status of the CPU interrupt controller and operation results.
Interrupt Controller	The interrupt controller detects the interrupt requests from the peripheral functions, and requests the CPU to move to the interrupt service routine.
Bus Controller	The bus controller controls the connection between the CPU internal bus and the CPU external bus. It also contains the bus arbitration function.
Internal Peripheral Function	This series contains the peripheral functions including timers, serial interface and A/D converter.

1-4 Pin Description




Figure 1-4-1 Pin Configuration



The unused input pins are connected to VDD/VSS, the unused output pins are opened and the unused I/O pins are connected to VDD/VSS by setting the direction in ports.

1-4-1 List of Pin Functions

Refer to “9-2-3 List of Pin Functions” for each pin’s input level, Schmidt and pull-up resistor availability. TTL in the input level column means that the input is determined at TTL level. CMOS in the input level column means that the input is determined at CMOS level. The column with “yes” sign shows Schmidt, while the column with no mark shows no Schmidt. Pull-up can be programmable with the pull-up control registers. Please see “Chapter 8 Ports” for details.

Table 1-4-1 List of Pin Functions (1/9)

Pin Name	Input/Output	Shared Pin	Function	Description
VDD	—	—	Power	There are six VDD pins. Connect these six pins to a power supply of 4.5 V to 5.5 V.
VSS	—	—	Power (Ground)	There are four VSS pins. Connect these four pins to a power supply of 0 V.
OSCI OSCO	Input Output	— —	High-speed Oscillator Input (4 MHz to 20 MHz) High-speed Oscillator Output (4 MHz to 20 MHz)	For a self-excited oscillator configuration, connect crystal or ceramic oscillator across these two pins. They have a built-in feedback resistor between them. For stability, insert capacitor of 20 pF to 33 pF between the OSCI or OSCO pin and VSS pin. (For the exact capacitance, consult the oscillator manufacturer.) For an external oscillator configuration, connect the OSCI pin to an oscillator with an amplitude of 4 MHz to 20 MHz and the width between VDD and VSS. Leave the OSCO open. See “Figure 1-4-2”. Connecting the OSCO pin with the external circuit is not allowed. Select the SYSCLK pin as a synchronous signal.
XI XO	Input Output	— —	Low-speed Oscillator Input (32 kHz to 200 kHz) Low-speed Oscillator Output (32 kHz to 200 kHz)	For a self-excited oscillator configuration, connect crystal or ceramic oscillator across these two pins. They have a built-in feedback resistor between them. For stability, insert capacitor of 100 pF to 200 pF between the XI or XO pin and VSS pin. (For the exact capacitance, consult the oscillator manufacturer.) See “Figure 1-4-3”. For an external oscillator configuration, connect the XI pin to an oscillator with an amplitude of 32 kHz to 200 kHz and the width between VDD and VSS. Leave the XO open. See “Figure 1-4-3”. If these pins are not used, fix XI to VDD or VSS and leave XO open. Connecting the XO pin with the external circuit is not allowed. Select the SYSCLK pin as a synchronous signal.

Table 1-4-1 List of Pin Functions (2/9)

Pin Name	Input/Output	Shared Pin	Function	Description
RST	Input	—	Reset Input	This pin resets the chip. With a 20-MHz oscillator, reset starts when the low level is input to this pin for more than 400 ns. Reset starts even when the noise is input to this pin for less than 400 ns. Reset is released when the high level is input to the pin. The oscillation waits of the high-speed oscillation pin (OSCI) are performed (approximately 6 ms to 7 ms with a 20-MHz oscillator). After that, the chip starts executing the instruction from x'08000'. See "Figure 1-4-4".
SYSCLK	Output	—	System Clock Output	This pin provides the system clock. After reset release, the oscillation waits of OSCI are always performed and this pin outputs the clock of 10 MHz. This pin hold the high level until the oscillation waits are released after the RST pin became the low level.
MODE	Input	—	Memory Mode Setup Input	This pin sets either processor mode or single-chip mode (memory expansion mode). Pulling the pin low sets the processor mode and internal ROM area becomes the external memory area. Pulling the pin high sets the single-chip mode (memory expansion mode). See "2-1-1, 2-2-3 Memory Expansion Mode". Do not change the mode setting in this pin during operation. When the setting is changed, proper operation cannot be guaranteed. In the MN102L2503 (ROM less), this pin is fixed the low level.
P57	I/O	$\overline{\text{WORD}}$	General-purpose Port 5 Data Bus Width Setup Input	This pin can be used as a general-purpose input/output port only in the single-chip mode. See "Chapter 8 Ports". In processor mode or memory expansion mode, this pin sets either 8-bit data bus width or 16-bit data bus width in block 0 (the address of x'010000' to x'3FFFFFF') of 4 blocks (Block 0 to Block 3) divided in the 16-MB space. The data bus widths for internal ROM, RAM and special registers are 16-bit width regardless of this pin setting. Pulling the pin low sets the 16-bit data bus width while pulling the pin high sets the 8-bit data bus width. In processor mode or memory expansion mode, always use this pin as an input pin for specifying the data bus width. Do not change the data bus width in this pin during operation. When the setting is changed, proper operation cannot be guaranteed.

Table 1-4-1 List of Pin Functions (3/9)

Pin Name	Input/Output	Shared Pin	Function	Description
P54 P55	I/O Input I/O Output	$\overline{\text{BREQ}}$ $\overline{\text{BRACK}}$	General-purpose Port 5 Bus Request General-purpose Port 5 Bus Request Enable Output	This pin can be used as a general-purpose input/output port. See “Chapter 8 Ports”. The BREQ and BRACK pins operate bus arbitration. Pulling the BREQ pin low suspends the execution of the current instruction. After that, the CPU releases bus and pulls the BRACK pin low. While the CPU is accessing bus, the CPU releases the bus after the bus access is completed and then pulls the BRACK pin low. Pulling the BREQ pin high restores the bus master to the CPU. See “2-2-2 External Memory Connection Example”.
P62 P63 P61	I/O Output I/O Output I/O Output	$\overline{\text{WEL}}$ $\overline{\text{WEH}}$ $\overline{\text{RE}}$	General-purpose Port 6 Lower Byte Write Enable Output General-purpose Port 6 Upper Byte Write Enable Output General-purpose Port 6 Read Enable Output	This pin can be used as a general-purpose input/output port. See “Chapter 8 Ports”. These pins provide control signals for the memory read/write. When connecting SRAM and ROM, connect RE to OE in memory. RE outputs low level during read operation and the CPU read out the content of the memory. When connecting SRAM, connect WEL and WEH to WE pins in memory. WEL and WEH output low level during write operation and the CPU writes the data to the memory. WEH controls writing of D15 to D08 while WEL controls writing of D00 to D07. WEL is invalid and used as a general-purpose port 6 when 8-bit bus width for the external memory space is selected in the memory expansion mode. These pins become WEL, WEH and RE pins in the processor mode. (It means these cannot be used as general-purpose ports.) During bus request, STOP mode or HALT mode, these pins become in a high impedance state. (When using as ports, these are not in a high impedance state.) See “2-2-, 2-2-4 External Memory Connection Example”.

Table 1-4-1 List of Pin Functions (4/9)

Pin Name	Input/Output	Shared Pin	Function	Description
P43 to P40	I/O Output	A19 to A16	General-purpose Port 4 Address Output	When using as general-purpose input/output ports, the I/O direction is controlled in bit units. See “Chapter 8 Ports”. Those pins output addresses (A19 to A16) of memory in processor mode or memory expansion mode. Connect them to address pins of memory or address decode circuit. When they are not accessing the memory, they output undefined addresses. (They output the some fixed values.) During the processor mode, these pins function as A19 to A16, and cannot be used as general-purpose I/O ports. During a bus request (BREQ is low level), STOP mode or HALT mode, these pins will be in a high impedance state. (However, these pins will not be in a high impedance state when they are using as general-purpose I/O ports.)
P45 to P44	I/O Input Output	AN5 to AN4 A19 to A16	General-purpose Port 4 A/D Converter Input Address Output	When using as general-purpose input/output ports, the I/O direction is controlled in bit units. These pins are used as A/D conversion input pins. See “Chapter 6 A/D Converter”. These pins output addresses (A21 to A20) of memory in processor mode or memory expansion mode. Connect them to address pins of memory or address decode circuit. When they are not accessing the memory, they output undefined addresses. (They output the some fixed values.) During the processor mode, these pins function as A21 to A20, and cannot be used as general-purpose I/O ports. During a bus request (BREQ is low level), STOP mode or HALT mode, these pins will be in a high impedance state. (However, these pins will not be in a high impedance state when they are using as general-purpose I/O ports or analog input pins.)

Table 1-4-1 List of Pin Functions (5/9)

Pin Name	Input/Output	Shared Pin	Function	Description
P46	I/O		General-purpose Port 4	When using as a general-purpose input/output port, the I/O direction is controlled in bit units.
	Input	AN6	A/D Conversion Input	This pin is used as an A/D conversion input pin. See “Chapter 6 A/D Converter”.
	Output	STOP	STOP Status Signal	This pin becomes high level during STOP or HALT mode.
	Output	A22	Address Output	This pin outputs the address (A22) of memory in processor mode or memory expansion mode. Connect it to address pin of memory or address decode circuit. When it is not accessing the memory, it outputs undefined address. (It outputs the any fixed value.) During a bus request (BREQ is low level), STOP mode or HALT mode, this pin will be in a high impedance state. (However, it will not be in a high impedance state when they are using as a general-purpose I/O port, an analog input or STOP pin.)
P47	I/O		General-purpose Port 4	When using as a general-purpose input/output port, the I/O direction is controlled in bit units.
	Input	AN7	A/D Converter Input	This pin is used as an A/D conversion input pin. See “Chapter 6 A/D Converter”.
	Output	WDOUT	Watchdog Timer Overflow Signal	This pin outputs a pulse when the watchdog timer overflows.
	Output	A23	Address Output	This pin outputs the address (A23) of memory in processor mode or memory expansion mode. Connect it to address pin of memory or address decode circuit. When it is not accessing the memory, it outputs undefined address. (It outputs the any fixed value.) During a bus request (BREQ is low level), STOP mode or HALT mode, this pin will be in a high impedance state. (However, it will not be in a high impedance state when they are using as a general-purpose I/O port, an analog input or WDOUT pin.)

Table 1-4-1 List of Pin Functions (6/9)

Pin Name	Input/Output	Shared Pin	Function	Description
P37 to P30	I/O Output	A15 to A08	General-purpose Port 3 Address Output	When using as general-purpose input/output ports, the I/O direction is controlled in bit units. See “Chapter 8 Ports”. These pins output addresses (A15 to A08) of memory in processor mode or memory expansion mode. Connect them to address pins of memory or address decode circuit. When they are not accessing the memory, they output undefined addresses. (They output the some fixed values.) During the processor mode, these pins function as A15 to A08, and cannot be used as general-purpose I/O ports. During a bus request (BREQ is low level), STOP mode or HALT mode, these pins will be in a high impedance state. (However, these pins will not be in a high impedance state when they are using as general-purpose I/O ports.)
P27 to P20	I/O Output	A07 to A00	General-purpose Port 2 Address Output	When using as general-purpose input/output ports, the I/O direction is controlled in bit units. See “Chapter 8 Ports”. These pins output addresses (A07 to A00) of memory in processor mode or memory expansion mode. Connect them to address pins of memory or address decode circuit. When they are not accessing the memory, they output undefined addresses. (They output the some fixed values.) During the processor mode, these pins function as A07 to A00, and cannot be used as general-purpose I/O ports. During a bus request (BREQ is low level), STOP mode or HALT mode, these pins will be in a high impedance state. (However, these pins will not be in a high impedance state when they are using as general-purpose I/O ports.)

Table 1-4-1 List of Pin Functions (7/9)

Pin Name	Input/Output	Shared Pin	Function	Description
P17 to P10 P07 to P00	I/O I/O	D15 to D00 (AD15 to AD00)	General-purpose Port 1 General-purpose Port 0 Data (Address/Data) I/O pin	When using as general-purpose input/output ports, the I/O direction is controlled in bit units. See “Chapter 8 Ports”. In processor mode or memory expansion mode, these pins function as data input/output during address/data separate mode, and these pins time-divide the address (the lower 16-bit) output of memory and data input/output during address/data shared mode. When they are not accessing the memory, they become input. When the 8-bit data bus width is selected in memory expansion mode or address/data separate mode, P07 to P00 can function as I/O ports. See “2-2-2, 2-2-4 External Memory Connection” During a bus request (BREQ is low level), STOP mode or HALT mode, these pins will be in a high impedance state. (However, these pins will not be in a high impedance state when they are using as general-purpose I/O ports.)
P53 to P50	I/O Output	CS3 to CS0	General-purpose Port 5 Chip Select Output	When using as general-purpose input/output ports, the I/O direction is controlled in bit units. See “Chapter 8 Ports”. Connect CS3 to CS0 to each corresponding CS pin of the memory when accessing SRAM and ROM. See “Chapter 2 Bus Interface” for address allocation for CS3 to CS0. CS0 cannot be output when accessing internal ROM. During a bus request (BREQ is low level), STOP mode or HALT mode, these pins will be in a high impedance state. (However, these pins will not be in a high impedance state when they are using as general-purpose I/O ports.)
PA5	I/O Input	ADSEP	General-purpose Port A Address/Data Separate/Shared Mode Setup	This pin can be used as a general-purpose input/output port only during single-chip mode. See “Chapter 8 Ports”. This pin sets either address/data separate mode or address/data shared mode in processor mode or memory expansion mode. Pulling the pin high sets the address/data separate mode while pulling the pin low sets the address/data shared mode. Always use as ADSEP in processor mode or memory expansion mode. Do not change this pin’s setting during the operation. When the setting is changed, proper operation cannot be guaranteed.

Table 1-4-1 List of Pin Functions (8/9)

Pin Name	Input/Output	Shared Pin	Function	Description
P56	I/O Output	BSTRE (ALE/ALE)	General-purpose Port 5 Read Enable for Burst ROM (Address Latch Enable Output)	This pin can be used as a general-purpose input/output port. See “Chapter 8 Ports”. This pin becomes a RE signal for burst ROM during the address/data separate mode in processor mode. (However, this pin is not used as BSTRE because connecting the RE pin to burst ROM is possible with the penalty for burst ROM.) See “2-1-3 ROM Burst Mode Timing” This pin provides a timing signal of latching the address which outputs to A15 to A00 during the address/data shared mode. ALE outputs at positive logic at reset release, but the register switches to negative logic. Because of this, ALE cannot be used at negative logic in ROM less or processor mode. ALE can be output even during cycles when ALE is not accessing the external device. During a bus request (BREQ is low level), STOP mode or HALT mode, this pin will be in a high impedance state. (However, this pin will not be in a high impedance state when it is using as a general-purpose I/O port.)
P60	I/O Input	WAIT	General-purpose Port 6 Bus Cycle Wait Input	This pin can be used as a general-purpose input/output port. See “Chapter 8 Ports”. This pin extends the cycle of accessing to the external memory when the external memory wait is set to handshake mode. Pulling this pin low ends access to the external memory. See “Figure 1-4-5”
P74, P71 P75, P72	I/O Input I/O Output	SBI1 to SBI0 SBO1 to SBO0	General-purpose Port 7 Serial Interface Data Input General-purpose Port 7 Serial Interface Data Output	These pins can be used as general-purpose input/output ports. See “Chapter 8 Ports”. These pins can be used as data input/output for serial interface. When these are unused, the input pins are fixed as high level while the output pins are opened. See “Chapter 5 Serial Interface”.
P70 P73	I/O I/O I/O I/O	SBT0 SBT1	General-purpose Port 7 Serial Interface 0 Clock Input/Output General-purpose Port 7 Serial Interface 1 Clock Input/Output	These pins can be used as general-purpose input/output ports. See “Chapter 8 Ports”. These pins can be used as synchronous transfer clock signals for serial interface. When these are unused, the input pins are fixed as high level while the output pins are opened. See “Chapter 5 Serial Interface”.

Table 1-4-1 List of Pin Functions (9/9)

Pin Name	Input/Output	Shared Pin	Function	Description
P85 to P80	I/O	TM5IO to TM0IO	General-purpose Port 8	When using as general-purpose input/output ports, the I/O direction is controlled in bit units. See “Chapter 8 Ports”.
	I/O		Timer 5 to Timer 0 Input/Output	These pins can be used as timer 5 to timer 0 input/output pins.
P86	I/O	TM6IOA	Timer 6A Input/Output	This pin can be used as a general-purpose input/output port.
	I/O			This pin can be used as a timer input capture input/output compare output pin.
P87	I/O	TM6IOB	Timer 6B Input/Output	This pin can be used as a general-purpose input/output port.
	I/O			This pin can be used as a timer input capture input/output compare output pin.
P90	I/O	TM6IC	Timer 6 Counter Clear	This pin can be used as a general-purpose input/output port.
	Input			This pin can be used as a timer 6 counter clear pin. See “Chapter 4 Timers”
P91	I/O	TM7IOA	Timer 7A Input/Output	This pin can be used as a general-purpose input/output port.
	I/O			This pin can be used as a timer input capture input/output compare output pin.
P92	I/O	TM7IOB	General-purpose Port 8	This pin can be used as a general-purpose input/output port.
	I/O		Timer 7B Input/Output	This pin can be used as a timer input capture input/output compare output pin.
P93	I/O	TM7IC	Timer 7 Counter Clear	This pin can be used as a general-purpose input/output port.
	Input			This pin can be used as a timer 7 counter clear pin. See “Chapter 4 Timers”
P97 to P94	I/O	AN3 to AN0	General-purpose Port 9	When using as a general-purpose input/output port, the I/O direction is controlled in bit units.
	Input		A/D Conversion Input	This pin is used as an A/D conversion input pin. See “Chapter 6 A/D Converter”.
NMI	Input		NMI	A NMI interrupt occurs on the falling edge to low level at negative logic. (<u>When reading the Port A, monitor the pin value at bit 6.</u>)
PA4 to PA0	I/O	IRQ4 to IRQ0	General-purpose Port A	When using as a general-purpose input/output port, the I/O direction is controlled in bit units. See “Chapter 8 Ports”.
	Input		External Interrupt	




Figure 1-4-2 OSCI and OSCO Connection Example




Figure 1-4-3 XI and XO Connection Example




Figure 1-4-4 Reset Connection Example





Figure 1-4-5 WAIT Signal Control Circuit Example

1-5 External Dimensions

Package Code: LQFP100-P-1414



Body Material: Epoxy Resin, Lead Material: FeNi42 Alloy, Lead Finish Method: Solder Plating

Figure 1-5-1 External Dimensions: 100-pin LQFP



External Dimensions are subject to change. Before using, please contact your nearest sales office for the latest product specifications.

Chapter 2 Bus Interface

2

2-1 Bus Interface

2-1-1 Overview

The MN102L2503 has only processor mode.

This series contains three memory modes of single-chip mode, memory expansion mode and processor mode. The chip of this series connects to the external memory or I/O consisted of gate array in the expansion mode or processor mode. The address space is divided into four fixed areas (Block 0 to Block 3). Each block has approximately 4 MB area and generates four chip-select signals to its corresponding external space. (The address space is optionally divided when the chip-select signals are generated externally.)

16-bit bus width or 8-bit bus width is selected for each block. The WORD pin sets the 16-bit bus width or 8-bit bus width for Block 0 where the reset handler exists. On the other hand, the MEMMDn register sets the bus width for Block 1 to Block 3. See “1-4 Pin Functions for pin setting.

* Accessing the virtual area using the program means accessing the real area in this series.




Figure 2-1-1 Address Space




Figure 2-1-2 Bus Controller

In this series, the addresses of x'000000' to x'00DFFF' replaces the addresses of x'800000' to x'80DFFF'. Because of this, the CS2 signal is generated even though the program accesses the address of x'000000' to x'00DFFF' shown in Figure 2-1-1. The CS1 pin, CS2 pin and CS3 pin are allocated into Block1, Block2 and Block 3 respectively, and these pins become low level.

CS0	x'010000' to x'3FFFFFF' (The CS0 signal is not generated in the internal ROM area.)
CS1	x'400000' to x'7FFFFFF'
CS2	x'000000' to x'00DFFF' x'800000' to x'BFFFFFF'
CS3	x'C00000' to x'FFFFFF'

Table 2-1-1 CS Signal Generation

The CS0 signal is generated even in the internal ROM area during processor mode.

Accessing the logical addresses of x'000000' to x'00DFFF' means accessing the addresses of x'800000' to x'80DFFF'.

This series has two modes of address/data shared mode and address/data separated mode. The ADSEP pin selects each mode. Figure 2-1-3 to Figure 2-1-7 show the pin configuration in each mode.




Figure 2-1-3 Memory Expansion Mode
(Address/Data Shared Pin Configuration)





Figure 2-1-4 Memory Expansion Mode
(Address/Data Separated Pin Configuration)



ALE is not generated during processor mode.

Figure 2-1-5 Processor Mode
(Address/Data Shared Pin Configuration)




Figure 2-1-6 Processor Mode
(Address/Data Separated Pin Configuration)




Figure 2-1-7 Single-chip Mode

2-1-2 Control Registers

These registers control the bus interface: the memory control register (MEMCTR), the memory mode control register (MEMMDn) and the external memory control register (EXMCTR).

Table 2-1-2 List of Bus Interface Control Registers

Register	Address	R/W	Function
MEMCTR	x'00FC02'	R/W	Memory Control Register
MEMMD0	x'00FC30'	R/W	Memory Mode Control Register 0
MEMMD1	x'00FC32'	R/W	Memory Mode Control Register 1
MEMMD2	x'00FC34'	R/W	Memory Mode Control Register 2
MEMMD3	x'00FC36'	R/W	Memory Mode Control Register 3
EXMCTR	x'00FD00'	R/W	External Memory Control Register

The MEMCTR register and the MEMMDn register need to set the conditions matched the system configuration during the initialization program. [See “9-4 Initialization Program”]



The MEMCTR register sets x'04n0' (n = 0 to 3, the wait cycle of special registers is normally 1) during the initialization program.

The MEMMD0 register sets the wait cycle for the device connected to Block 0. The bits for selecting bus mode do not exist in the MEMMD0 register like other MEMMDn registers because the bus width for Block 0 is selected using the pin. Setting the WAIT[1:0] is ignored in the burst ROM support area when using burst ROM.


MEMMD0: x'00FC30'

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
—	—	—	—	—	—	—	—	—	—	—	—	—	—	WAIT 1	WAIT 0

Wait Cycle Setting for Block 0
 00: None
 01: 1 cycle
 10: 2 cycles
 11: Handshake

The MEMMD1 register sets the wait cycles and bus mode for Block 1.

MEMMD1: x'00FC32'




The MEMMD2 register sets the wait cycles and bus mode for Block 2.




When using the address converted area (x'000000' to x'00DFFF'), set the bus width for block 2 as the same as the bus width for block 0.

MEMMD2: x'00FC34'



The MEMMD3 register sets the wait cycles and bus mode for Block 3.

MEMMD3: x'00FC36'



The EXMCTR register sets the burst mode for ROM, the polarity of ALE signal during the address/data shared mode, and the pulse width of WEH signal and WEL signal.

EXMCTR: x'00FD00'

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
WE SHT	—	—	—	—	—	—	NALE EN	—	—	BRPG 1	BRPG 0	—	—	BREN 1	BREN 0

*3 See “2-1-3 ROM Burst Mode Timing” for the penalty availability of burst mode. ROM burst mode without penalty is not allowed during processor mode or in the MN102L2503.

*2 Setting the NALEEN bit is invalid during the address/data separated mode.

*1 Setting the WESHT bit to 1 makes the rising edge of WEH and WEL 1/4 cycle (25 ns with a 20-MHz oscillator) forward and the hold time of address/data longer.

- ROM Burst Mode ^(*3)
00: Disable
01: Reserved
10: Enable (Without penalty)
11: Enable (With penalty)
- Page Size of ROM Burst Mode
00: 4 bytes
01: 8 bytes
10: 16 bytes
11: Reserved
- ALE Sigantl Polarity ^(*2)
0: Pogitive logic
1: Negative logic
- WEH, WEL Pulse Width Shortening ^(*1)
0: Disable
1: Enable

2-1-3 ROM Burst Mode Timing

This LSI series supports interface for ROM corresponding to burst mode accesses. The burst mode is a mode which reads the data of consecutive few bytes (only few lower bits are changed) at high-speed (access twice faster than normal access).



Use burst mode only during the address/data separated mode. (Do not use burst mode during the address/data shared mode.)
Access area for burst mode is x'080000' to x'0FFFFF'. The access cycle in x'080000' to x'0FFFFF' is 1 wait cycle outside the page and no wait cycle in the page. (Bits[1:0] of the MEMMD0 register are ignored.)

This series supports the lower 2 bits (4 bytes for page size), the lower 3 bits (8 bytes for page size), and the lower 4 bits (16 bytes for page size).





Figure 2-1-8 ROM Timing for Burst Mode
(4 bytes for Page Size)


This series has the access cycle with penalty and without penalty when the chip accesses to devices except ROM after it accesses to ROM during the burst mode. Figure 2-1-9 shows their timings and Figure 2-1-10 shows the connection example.

The ROM burst mode is used only during the address/data separated mode and the WAIT pin is ignored even though handshake mode is selected. (Figure 2-1-9 shows the timing of 8 bytes/page during the 16-bit bus mode.)

With Penalty



Without Penalty



When the access without penalty is selected, accessing x'010000' to x'07FFFF' and x'100000' to x'3FFFFF' is not allowed.

Figure 2-1-9 ROM Burst Mode Access Timing




Figure 2-1-10 Access Timing Memory Connection Example During ROM Burst Mode

As Figure 2-1-10 shows, the access is fast but RE signal (BSTRE) for burst ROM is required when access without penalty cycle is selected. In addition, the external 3-state buffer (for example, 74ALS541) may be required when the ROM data hold time is long.

2-2 External Memory Connection Examples

2-2-1 Memory Expansion Mode (Address/Data Separated Mode)

In this LSI series, the control registers for address or data setting need to be set as follows during address/data separated mode. [See Chapter 8 Ports.]

No. 1	Up to 16 bytes (A03 to A00)	8 bit (D15 to D08)	P0DIR= ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ P1DIR= ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ P2DIR= ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ P3DIR= ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ P4DIR= ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐	P0MD= ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ P1MD= ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ P2MD= ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ P3MD= ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ P4MD= ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐	Use D07 to D00 as general-purpose ports. Use A23 to A04 as general-purpose ports.
		16 bit (D15 to D00)	P0DIR= ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ P1DIR to P4DIR and P1MD to P4MD are same as those in the above 8-bit bus width of No. 1.	P0MD= ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ P1MD to P4MD are same as those in the above 8-bit bus width of No. 1.	Use A23 to A04 as general-purpose ports.
No. 2	Up to 256 bytes (A07 to A00)	8 bit (D15 to D08)	P0DIR= ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ P1DIR= ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ P2DIR= ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ P3DIR to P4DIR and P1MD to P4MD are same as those in the above 8-bit bus width of No. 1.	P0MD= ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ P1MD= ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ P2MD= ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ P3MD to P4MD are same as those in the above 8-bit bus width of No. 1.	Use D07 to D00 as general-purpose ports. Use A23 to A08 as general-purpose ports.
		16 bit (D15 to D00)	P0DIR= ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ P1DIR to P4DIR and P1MD to P4MD are same as those in the above 8-bit bus width.	P0MD= ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ P1MD to P4MD are same as those in the above 8-bit bus width.	Use A23 to A08 as general-purpose ports.
No.3	Up to 512 bytes (A08 to A00)	8 bit (D15 to D08)	P0DIR to P2DIR, P4DIR and P0MD to P2MD, P4MD are same as those in the above 8-bit bus width of No. 1. P3DIR= ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ P3MD= ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐	P0MD to P2MD, P4MD are same as those in the above 8-bit bus width of No. 1. P3MD= ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐	Use D07 to D00 as general-purpose ports. Use A23 to A09 as general-purpose ports.
		16 bit (D15 to D00)	P0DIR to P2DIR, P4DIR and P0MD to P2MD, P4MD are same as those in the above 16-bit bus width of No. 1. P3DIR and P3MD are same as those in the above 8-bit bus width.	P0MD to P2MD, P4MD are same as those in the above 16-bit bus width of No. 1. P3MD are same as those in the above 8-bit bus width.	Use A23 to A09 as general-purpose ports.
No.4	Up to 1k bytes (A09 to A00)	8bit (D15 to D08)	P0DIR to P2DIR, P4DIR and P0MD to P2MD, P4MD are same as those in the above 8-bit bus width of No. 1. P3DIR= ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ P3MD= ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐	P0MD to P2MD, P4MD are same as those in the above 8-bit bus width of No. 1. P3MD= ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐	Use D07 to D00 as general-purpose ports. Use A23 to A10 as general-purpose ports.
		16bit (D15 to D00)	P0DIR to P2DIR, P4DIR and P0MD to P2MD, P4MD are same as those in the above 16-bit bus width of No. 1. P3DIR and P3MD are same as those in the above 8-bit bus width.	P0MD to P2MD, P4MD are same as those in the above 16-bit bus width of No. 1. P3MD are same as those in the above 8-bit bus width.	Use A23 to A10 as general-purpose ports.
No.5	Up to 2k bytes (A10 to A00)	8bit (D15 to D08)	P0DIR to P2DIR, P4DIR and P0MD to P2MD, P4MD are same as those in the above 8-bit bus width of No. 1. P3DIR= ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ P3MD= ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐	P0MD to P2MD, P4MD are same as those in the above 8-bit bus width of No. 1. P3MD= ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐	Use D07 to D00 as general-purpose ports. Use A23 to A11 as general-purpose ports.
		16bit (D15 to D00)	P0DIR to P2DIR, P4DIR and P0MD to P2MD, P4MD are same as those in the above 16-bit bus width of No. 1. P3DIR and P3MD are same as those in the above 8-bit bus width.	P0MD to P2MD, P4MD are same as those in the above 16-bit bus width of No. 1. P3MD are same as those in the above 8-bit bus width.	Use A23 to A11 as general-purpose ports.
No.6	Up to 4k bytes (A11 to A00)	8bit (D15 to D08)	P0DIR to P2DIR, P4DIR and P0MD to P2MD, P4MD are same as those in the above 8-bit bus width of No. 1. P3DIR= ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ P3MD= ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐	P0MD to P2MD, P4MD are same as those in the above 8-bit bus width of No. 1. P3MD= ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐	Use D07 to D00 as general-purpose ports. Use A23 to A12 as general-purpose ports.
		16bit (D15 to D00)	P0DIR to P2DIR, P4DIR and P0MD to P2MD, P4MD are same as those in the above 16-bit bus width of No. 1. P3DIR and P3MD are same as those in the above 8-bit bus width.	P0MD to P2MD, P4MD are same as those in the above 16-bit bus width of No. 1. P3MD are same as those in the above 8-bit bus width.	Use A23 to A12 as general-purpose ports.
No.7	Up to 8k bytes (A12 to A00)	8bit (D15 to D08)	P0DIR to P2DIR, P4DIR and P0MD to P2MD, P4MD are same as those in the above 8-bit bus width of No. 1. P3DIR= ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ P3MD= ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐	P0MD to P2MD, P4MD are same as those in the above 8-bit bus width of No. 1. P3MD= ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐	Use D07 to D00 as general-purpose ports. Use A23 to A13 as general-purpose ports.
		16bit (D15 to D00)	P0DIR to P2DIR, P4DIR and P0MD to P2MD, P4MD are same as those in the above 16-bit bus width of No. 1. P3DIR and P3MD are same as those in the above 8-bit bus width.	P0MD to P2MD, P4MD are same as those in the above 16-bit bus width of No. 1. P3MD are same as those in the above 8-bit bus width.	Use A23 to A13 as general-purpose ports.

No.8	Up to 16k bytes (A13 to A00)	8bit (D15 to D08)	P0DIR to P2DIR, P4DIR and P0MD to P2MD, P4MD are same as those in the above 8-bit bus width of No. 1. P3DIR= <table><tr><td>*</td><td>*</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr></table> P3MD= <table><tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr></table>	*	*	0	0	0	0	0	0	0	0	1	1	1	1	1	1	Use D07 to D00 as general-purpose ports. Use A23 to A14 as general-purpose ports.								
		*	*	0	0	0	0	0	0																			
0	0	1	1	1	1	1	1																					
16bit (D15 to D00)	P0DIR to P2DIR, P4DIR and P0MD to P2MD, P4MD are same as those in the above 16-bit bus width of No. 1. P3DIR and P3MD are same as those in the above 8-bit bus width.	Use A23 to A14 as general-purpose ports.																										
No.9	Up to 32k bytes (A14 to A00)	8bit (D15 to D08)	P0DIR to P2DIR, P4DIR and P0MD to P2MD, P4MD are same as those in the above 8-bit bus width of No. 1. P3DIR= <table><tr><td>*</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr></table> P3MD= <table><tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr></table>	*	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	Use D07 to D00 as general-purpose ports. Use A23 to A15 as general-purpose ports.								
		*	0	0	0	0	0	0	0																			
0	1	1	1	1	1	1	1																					
16bit (D15 to D00)	P0DIR to P2DIR, P4DIR and P0MD to P2MD, P4MD are same as those in the above 16-bit bus width of No. 1. P3DIR and P3MD are same as those in the above 8-bit bus width.	Use A23 to A15 as general-purpose ports.																										
No.10	Up to 64k bytes (A15 to A00)	8bit (D15 to D08)	P0DIR to P2DIR, P4DIR and P0MD to P2MD, P4MD are same as those in the above 8-bit bus width of No. 1. P3DIR= <table><tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr></table> P3MD= <table><tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr></table>	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	Use D07 to D00 as general-purpose ports. Use A23 to A16 as general-purpose ports.								
		0	0	0	0	0	0	0	0																			
1	1	1	1	1	1	1	1																					
16bit (D15 to D00)	P0DIR to P2DIR, P4DIR and P0MD to P2MD, P4MD are same as those in the above 16-bit bus width of No. 1. P3DIR and P3MD are same as those in the above 8-bit bus width.	Use A23 to A16 as general-purpose ports.																										
No.11	Up to 128k bytes (A16 to A00)	8bit (All Spaces) (D15 to D08)	P0DIR to P3DIR and P0MD to P3MD are same as those in the above 8-bit bus width of No. 10. P4DIR= <table><tr><td>*</td><td>*</td><td>*</td><td>*</td><td>*</td><td>*</td><td>*</td><td>0</td></tr></table> P4MD= <table><tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr></table>	*	*	*	*	*	*	*	0	0	0	0	0	0	0	0	1	Use D07 to D00 as general-purpose ports. Use A23 to A17 as general-purpose ports.								
		*	*	*	*	*	*	*	0																			
0	0	0	0	0	0	0	1																					
16bit (D15 to D00)	P0DIR to P3DIR and P0MD to P3MD are same as those in the above 16-bit bus width of No. 10. P4DIR and P4MD are same as those in the above 8-bit bus width.	Use A23 to A17 as general-purpose ports.																										
No.12	Up to 256k bytes (A17 to A00)	8bit (All Spaces) (D15 to D08)	P0DIR to P3DIR and P0MD to P3MD are same as those in the above 8-bit bus width of No. 10. P4DIR= <table><tr><td>*</td><td>*</td><td>*</td><td>*</td><td>*</td><td>*</td><td>*</td><td>0</td></tr></table> P4MD= <table><tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td></tr></table>	*	*	*	*	*	*	*	0	0	0	0	0	0	0	1	1	Use D07 to D00 as general-purpose ports. Use A23 to A18 as general-purpose ports.								
		*	*	*	*	*	*	*	0																			
0	0	0	0	0	0	1	1																					
16bit (D15 to D00)	P0DIR to P3DIR and P0MD to P3MD are same as those in the above 16-bit bus width of No. 10. P4DIR and P4MD are same as those in the above 8-bit bus width.	Use A23 to A18 as general-purpose ports.																										
No.13	Up to 512k bytes (A18 to A00)	8bit (All Spaces) (D15 to D08)	P0DIR to P3DIR and P0MD to P3MD are same as those in the above 8-bit bus width of No. 10. P4DIR= <table><tr><td>*</td><td>*</td><td>*</td><td>*</td><td>*</td><td>0</td><td>0</td><td>0</td></tr></table> P4MD= <table><tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td></tr></table>	*	*	*	*	*	0	0	0	0	0	0	0	0	1	1	1	Use D07 to D00 as general-purpose ports. Use A23 to A19 as general-purpose ports.								
		*	*	*	*	*	0	0	0																			
0	0	0	0	0	1	1	1																					
16bit (D15 to D00)	P0DIR to P3DIR and P0MD to P3MD are same as those in the above 16-bit bus width of No. 10. P4DIR and P4MD are same as those in the above 8-bit bus width.	Use A23 to A19 as general-purpose ports.																										
No.14	Up to 1M bytes (A18 to A00)	8bit (All Spaces) (D15 to D08)	P0DIR to P3DIR and P0MD to P3MD are same as those in the above 8-bit bus width of No. 10. P4DIR= <table><tr><td>*</td><td>*</td><td>*</td><td>*</td><td>0</td><td>0</td><td>0</td><td>0</td></tr></table> P4MD= <table><tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td></tr></table>	*	*	*	*	0	0	0	0	0	0	0	0	1	1	1	1	Use D07 to D00 as general-purpose ports. Use A23 to A20 as general-purpose ports.								
		*	*	*	*	0	0	0	0																			
0	0	0	0	1	1	1	1																					
16bit (D15 to D00)	P0DIR to P3DIR and P0MD to P3MD are same as those in the above 16-bit bus width of No. 10. P4DIR and P4MD are same as those in the above 8-bit bus width.	Use A23 to A20 as general-purpose ports.																										
No.15	Up to 2M bytes (A19 to A00)	8bit (All Spaces) (D15 to D08)	P0DIR to P3DIR and P0MD to P3MD are same as those in the above 8-bit bus width of No. 10. P4DIR= <table><tr><td>*</td><td>*</td><td>*</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr></table> P4MD= <table><tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr></table>	*	*	*	0	0	0	0	0	0	0	0	1	1	1	1	1	Use D07 to D00 as general-purpose ports. Use A23 to A21 as general-purpose ports.								
		*	*	*	0	0	0	0	0																			
0	0	0	1	1	1	1	1																					
16bit (D15 to D00)	P0DIR to P3DIR and P0MD to P3MD are same as those in the above 16-bit bus width of No. 10. P4DIR and P4MD are same as those in the above 8-bit bus width.	Use A23 to A21 as general-purpose ports.																										
No.16	Up to 4M bytes (A20 to A00)	8bit (All Spaces) (D15 to D08)	P0DIR to P3DIR and P0MD to P3MD are same as those in the above 8-bit bus width of No. 10. P4DIR= <table><tr><td>*</td><td>*</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr></table> P4MD= <table><tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr></table>	*	*	0	0	0	0	0	0	0	0	1	1	1	1	1	1	Use D07 to D00 as general-purpose ports. Use A23 to A22 as general-purpose ports.								
		*	*	0	0	0	0	0	0																			
0	0	1	1	1	1	1	1																					
16bit (D15 to D00)	P0DIR to P3DIR and P0MD to P3MD are same as those in the above 16-bit bus width of No. 10. P4DIR and P4MD are same as those in the above 8-bit bus width.	Use A23 to A22 as general-purpose ports.																										
No.17	Up to 8M bytes (A21 to A00) Or (/CS2 to /CS0, A21 to A00)	8bit (All Spaces) (D15 to D08)	P0DIR to P3DIR and P0MD to P3MD are same as those in the above 8-bit bus width of No. 10. P4DIR= <table><tr><td>*</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr></table> P4MD= <table><tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr></table> P6MD= <table><tr><td>*</td><td>0</td><td>-</td><td>-</td><td>*</td><td>*</td><td>*</td><td>-</td></tr></table>	*	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	*	0	-	-	*	*	*	-	Use D07 to D00 as general-purpose ports. In addition, use A22 as a general-purpose port when the address is determined by /CS2 to /CS0.
		*	0	0	0	0	0	0	0																			
0	1	1	1	1	1	1	1																					
*	0	-	-	*	*	*	-																					
16bit (D15 to D00)	P0DIR to P3DIR and P0MD to P3MD are same as those in the above 16-bit bus width of No. 10. P4DIR and P4MD are same as those in the above 8-bit bus width.	Use A23 as a general-purpose port. In addition, use A22 as a general-purpose port when the address is determined by /CS2 to /CS0.																										
No.18	Up to 16M bytes (A23 to A00) Or (/CS3 to /CS0, A23 to A00)	8bit (All Spaces) (D15 to D08)	P0DIR to P3DIR and P0MD to P3MD are same as those in the above 8-bit bus width of No. 10. P4DIR= <table><tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr></table> P4MD= <table><tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr></table> P6MD= <table><tr><td>0</td><td>0</td><td>-</td><td>-</td><td>*</td><td>*</td><td>*</td><td>-</td></tr></table>	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	-	-	*	*	*	-	Use D07 to D00 as general-purpose ports. In addition, use A23 to A22 as general-purpose ports when the address is determined by /CS3 to CS0.
		0	0	0	0	0	0	0	0																			
1	1	1	1	1	1	1	1																					
0	0	-	-	*	*	*	-																					
16bit (D15 to D00)	P0DIR to P3DIR and P0MD to P3MD are same as those in the above 16-bit bus width of No. 10. P4DIR and P4MD are same as those in the above 8-bit bus width.	Use /CS3 to /CS0 as general-purpose ports. In addition, use A23 to A22 as general-purpose ports when the address is determined by /CS3 to CS0.																										

2-2-2 External Memory Connection Examples (Address/Data Separated Mode)

This section describes the external memory connection examples.

■ Memory System with 16-bit Bus Width

The following is the example of connecting the 4-Mbit ROM (256 kilowords × 16 bits), the 1-Mbit SRAM (128 kilo words × 8 bits) and the ASIC with 16-bit bus width to the CS0 area (1 wait cycle fixed), the CS1 area (no wait cycle fixed) and the CS3 area (handshake), respectively.




Figure 2-2-1 Memory Connection Example with 16-bit Bus Width
(Address/Data Separated Mode)

MEMMD0: x'00FC30'

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
—	—	—	—	—	—	—	—	—	—	—	—	—	—	WAIT1	WAIT0
—	—	—	—	—	—	—	—	—	—	—	—	—	—	0	1

MEMMD1: x'00FC32'


15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
—	—	—	—	—	—	—	BMOD	—	—	—	—	—	—	WAIT1	WAIT0
—	—	—	—	—	—	—	1	—	—	—	—	—	—	0	0

MEMMD3: x'00FC36'

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
—	—	—	—	—	—	—	BMOD	—	—	—	—	—	—	WAIT1	WAIT0
—	—	—	—	—	—	—	0	—	—	—	—	—	—	1	1

■ Memory System with 8-bit Bus Width in All Areas

The following is the example of connecting the 4-Mbit ROM (512 kilowords $\times$ 8 bits), the 1-Mbit SRAM (128 kilowords $\times$ 8 bits) and the ASIC with 8-bit bus width to the CS0 area (2 wait cycles fixed), the CS1 area (1 wait cycle fixed) and the CS3 area (handshake), respectively.



**Figure 2-2-2 Memory Connection Example with 8-bit Bus Width
(Address/Data Separated Mode)**

MEMMD0: x'00FC30'

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
—	—	—	—	—	—	—	—	—	—	—	—	—	—	WAIT1	WAIT0
—	—	—	—	—	—	—	—	—	—	—	—	—	—	1	0

In the MN10200 series, the data is input to the upper pins of D15 to D08.

MEMMD1: x'00FC32'

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
—	—	—	—	—	—	—	BMOD	—	—	—	—	—	—	WAIT1	WAIT0
—	—	—	—	—	—	—	1	—	—	—	—	—	—	0	1

MEMMD3: x'00FC36'

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
—	—	—	—	—	—	—	BMOD	—	—	—	—	—	—	WAIT1	WAIT0
—	—	—	—	—	—	—	1	—	—	—	—	—	—	1	1

■ ROM, RAM Access Timing with 16-bit Bus Width




Figure 2-2-3 No Wait Access Timing with 16-bit Bus Width




Figure 2-2-4 1 Wait Access Timing with 16-bit Bus Width

■ ROM, RAM Access Timing with 16-bit Bus Width




Figure 2-2-5 Handshake Access Timing with 16-bit Bus Width

■ ROM, RAM Access Timing with 8-bit Bus Width




Figure 2-2-6 No Wait Access Timing with 8-bit Bus Width

■ ROM, RAM Access Timing with 8-bit Bus Width




Figure 2-2-7 1 Wait Access Timing with 8-bit Bus Width





Figure 2-2-8 Handshake Access Timing with 8-bit Bus Width

■ Access Timing during Bus Request (Address/Data Separated Mode)



**Figure 2-2-9 Access Timing during Bus Request
(Address/Data Separated Mode)**

2-2-3 Memory Expansion Mode (Address/Data Shared Mode)

In this LSI series, the control registers for address or data setting need to be set as follows during address/data shared mode. [See Chapter 8 Ports.]


No.1	Up to 64 Kbytes	8/16bit	P0DIR= <table><tr><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>0</td></tr></table> P0MD= <table><tr><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>1</td></tr></table> P1DIR= <table><tr><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>0</td></tr></table> P1MD= <table><tr><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>1</td></tr></table> P4DIR= <table><tr><td>*</td><td>*</td><td>*</td><td>*</td><td>*</td><td>*</td><td>*</td><td>0</td></tr></table> P4MD= <table><tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr></table>	-	-	-	-	-	-	-	0	-	-	-	-	-	-	-	1	-	-	-	-	-	-	-	0	-	-	-	-	-	-	-	1	*	*	*	*	*	*	*	0	0	0	0	0	0	0	0	0	Use A23 to A16 as general-purpose ports.
-	-	-	-	-	-	-	0																																													
-	-	-	-	-	-	-	1																																													
-	-	-	-	-	-	-	0																																													
-	-	-	-	-	-	-	1																																													
*	*	*	*	*	*	*	0																																													
0	0	0	0	0	0	0	0																																													
No.2	Up to 128 Kbytes	8/16bit	P0DIR to P1DIR and P0MD and P1MD are set as same as those in the above. P4DIR= <table><tr><td>*</td><td>*</td><td>*</td><td>*</td><td>*</td><td>*</td><td>*</td><td>1</td></tr></table> P4MD= <table><tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr></table>	*	*	*	*	*	*	*	1	0	0	0	0	0	0	0	1	Use A23 to A17 as general-purpose ports.																																
*	*	*	*	*	*	*	1																																													
0	0	0	0	0	0	0	1																																													
No.3	Up to 256 Kbytes	8/16bit	P0DIR to P1DIR and P0MD and P1MD are set as same as those in the above. P4DIR= <table><tr><td>*</td><td>*</td><td>*</td><td>*</td><td>*</td><td>*</td><td>1</td><td>1</td></tr></table> P4MD= <table><tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td></tr></table>	*	*	*	*	*	*	1	1	0	0	0	0	0	0	1	1	Use A23 to A18 as general-purpose ports.																																
*	*	*	*	*	*	1	1																																													
0	0	0	0	0	0	1	1																																													
No.4	Up to 512 Kbytes	8/16bit	P0DIR to P1DIR and P0MD and P1MD are set as same as those in the above. P4DIR= <table><tr><td>*</td><td>*</td><td>*</td><td>*</td><td>*</td><td>1</td><td>1</td><td>1</td></tr></table> P4MD= <table><tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td></tr></table>	*	*	*	*	*	1	1	1	0	0	0	0	0	1	1	1	Use A23 to A19 as general-purpose ports.																																
*	*	*	*	*	1	1	1																																													
0	0	0	0	0	1	1	1																																													
No.5	Up to 1 Mbyte	8/16bit	P0DIR to P1DIR and P0MD and P1MD are set as same as those in the above. P4DIR= <table><tr><td>*</td><td>*</td><td>*</td><td>*</td><td>1</td><td>1</td><td>1</td><td>1</td></tr></table> P4MD= <table><tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td></tr></table>	*	*	*	*	1	1	1	1	0	0	0	0	1	1	1	1	Use A23 to A20 as general-purpose ports.																																
*	*	*	*	1	1	1	1																																													
0	0	0	0	1	1	1	1																																													
No.6	Up to 2 Mbytes	8/16bit	P0DIR to P1DIR and P0MD and P1MD are set as same as those in the above. P4DIR= <table><tr><td>*</td><td>*</td><td>*</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr></table> P4MD= <table><tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr></table>	*	*	*	1	1	1	1	1	0	0	0	1	1	1	1	1	Use A23 to A21 as general-purpose ports.																																
*	*	*	1	1	1	1	1																																													
0	0	0	1	1	1	1	1																																													
No.7	Up to 4 Mbytes	8/16bit	P0DIR to P1DIR and P0MD and P1MD are set as same as those in the above. P4DIR= <table><tr><td>*</td><td>*</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr></table> P4MD= <table><tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr></table>	*	*	1	1	1	1	1	1	0	0	1	1	1	1	1	1	Use A23 to A22 as general-purpose ports.																																
*	*	1	1	1	1	1	1																																													
0	0	1	1	1	1	1	1																																													
No.8	Up to 8 Mbytes	8/16bit	P0DIR to P1DIR and P0MD and P1MD are set as same as those in the above. P4DIR= <table><tr><td>*</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr></table> P4MD= <table><tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr></table> P6MD= <table><tr><td>*</td><td>0</td><td>-</td><td>-</td><td>*</td><td>*</td><td>*</td><td>-</td></tr></table>	*	1	1	1	1	1	1	1	0	1	1	1	1	1	1	1	*	0	-	-	*	*	*	-	Use A23 as a general-purpose port.																								
*	1	1	1	1	1	1	1																																													
0	1	1	1	1	1	1	1																																													
*	0	-	-	*	*	*	-																																													
No.9	Up to 16 Mbytes	8/16bit	P0DIR to P1DIR and P0MD and P1MD are set as same as those in the above. P4DIR= <table><tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr></table> P4MD= <table><tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr></table> P6MD= <table><tr><td>0</td><td>0</td><td>-</td><td>-</td><td>*</td><td>*</td><td>*</td><td>-</td></tr></table>	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0	-	-	*	*	*	-																									
1	1	1	1	1	1	1	1																																													
1	1	1	1	1	1	1	1																																													
0	0	-	-	*	*	*	-																																													

2-2-4 External Memory Connection Examples (Address/Data Shared Mode)

This section describes the external memory connection examples.

■ Memory System with 16-bit Bus Width

The following is the example of connecting the 4-Mbit ROM (256 kilo words $\times$ 16 bits), the 1-Mbit SRAM (128 kilo words $\times$ 8 bits) and the ASIC with 16-bit bus width to the CS0 area (1 wait cycle fixed), the CS1 area (1 wait cycle fixed) and the CS3 area (handshake), respectively.



**Figure 2-2-10 Memory Connection Example with 16-bit Bus Width
(Address/Data Shared Mode)**

MEMMD0: x'00FC30'

[illegible]

During the address/data shared mode, this LSI series operates in 1 wait cycle even though WAIT[1:0] are set to '00'.

MEMMD1: x'00FC32'


15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
—	—	—	—	—	—	—	BMOD	—	—	—	—	—	—	WAIT1	WAIT0
—	—	—	—	—	—	—	1	—	—	—	—	—	—	0	1

MEMMD3: x'00FC36'

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
—	—	—	—	—	—	—	BMOD	—	—	—	—	—	—	WAIT1	WAIT0
—	—	—	—	—	—	—	0	—	—	—	—	—	—	1	1

■ Memory System with 8-bit Bus Width in All Areas

The following is the example of connecting the 4-Mbit ROM (512 kilo words $\times$ 8 bits), the 1-Mbit SRAM (128 kilo words $\times$ 8 bits) and the ASIC with 8-bit bus width to the CS0 area (2 wait cycles fixed), the CS1 area (1 wait cycle fixed) and the CS3 area (handshake), respectively.



**Figure 2-2-11 Memory Connection Example with 8-bit Bus Width
(Address/Data Shared Mode)**

MEMMD0: x'00FC30'

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
—	—	—	—	—	—	—	—	—	—	—	—	—	—	WAIT1	WAIT0
—	—	—	—	—	—	—	—	—	—	—	—	—	—	1	0

In the MN10200 series, the data is input to the upper pins of D15 to D08.

MEMMD1: x'00FC32'

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
—	—	—	—	—	—	—	BMOD	—	—	—	—	—	—	WAIT1	WAIT0
—	—	—	—	—	—	—	1	—	—	—	—	—	—	0	1

MEMMD3: x'00FC36'

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
—	—	—	—	—	—	—	BMOD	—	—	—	—	—	—	WAIT1	WAIT0
—	—	—	—	—	—	—	1	—	—	—	—	—	—	1	1

■ ROM, RAM Access Timing with 16-bit Bus Width




Figure 2-2-12 Fixed Wait Access Timing with 16-bit Bus Width




Figure 2-2-13 Handshake Access Timing with 16-bit Bus Width

■ ROM, RAM Access Timing with 8-bit Bus Width




Figure 2-2-14 Fixed Wait Access Timing with 8-bit Bus Width




Figure 2-2-15 Handshake Access Timing with 8-bit Bus Width

■ Access Timing during Bus Request (Address/Data Shared Mode)




Figure 2-2-16 Access Timing during Bus Request (Address/Data Shared Mode)

Chapter 3 Interrupts

3

3-1 Interrupts

3-1-1 Overview

The interrupt Controller contains eight groups. Each group has some interrupt vectors. When an interrupt occurs, the CPU receives an interrupt request. [See the MN10200 Series LSI User's Manual Linear Addressing Version.]

Table 3-1-1 List of Interrupt Control Registers

Interrupt Group	Interrupt Vector (Number is IDTn bit position)	Control Register
Group 0	2 Undefined Instruction Interrupt 1 Watchdog Timer Interrupt 0 NMI Interrupt	Nonmaskable Interrupt Control Register 0 G0ICR: x'00FC40'
Group 1	3 Reserved 2 Timer/Counter 5 Underflow 1 Timer/Counter 0 Underflow 0 External Interrupt IRQ0	Maskable Interrupt Control Register 1 G1ICR: x'00FC42'
Group 2	3 Reserved 2 A/D Conversion End 1 Timer/Counter 1 Underflow 0 External Interrupt IRQ1	Maskable Interrupt Control Register 2 G2ICR: x'00FC44'
Group 3	3 Serial Ch0 Reception End 2 Serial Ch0 Transmission End 1 Timer/Counter 2 Underflow 0 External Interrupt IRQ2	Maskable Interrupt Control Register 3 G3ICR: x'00FC46'
Group 4	3 Serial Ch1 Reception End 2 Serial Ch1 Transmission End 1 Timer/Counter 3 Underflow 0 External Interrupt IRQ3	Maskable Interrupt Control Register 4 G4ICR: x'00FC48'
Group 5	3 Reserved (Set the corresponding enable flag to 0.) 2 Reserved (Set the corresponding enable flag to 0.) 1 Timer/Counter 4 Underflow 0 External Interrupt IRQ4	Maskable Interrupt Control Register 5 G5ICR: x'00FC4A'
Group 6	3 ATC End 2 Timer/Counter 6 Compare/Capture B 1 Timer/Counter 6 Compare/Capture A 0 Timer/Counter 6 Underflow	Maskable Interrupt Control Register 6 G6ICR: x'00FC4C'
Group 7	3 Reserved 2 Timer/Counter 7 Compare/Capture B 1 Timer/Counter 7 Compare/Capture A 0 Timer/Counter 7 Underflow	Maskable Interrupt Control Register 7 G7ICR: x'00FC4E'

The control register is assigned to its corresponding interrupt group except Group 0 and controls the assigned interrupt vectors. For example, in the MN102L(F, P) 25x, when timer 0 underflows, the interrupt request flag (IRF1=TM0IR) of the maskable interrupt control register (G1ICR) becomes 1. At this point, the CPU receives an interrupt request if the corresponding interrupt enable flag (IEN1=TM0IE) is 1. Comparing the interrupt mask level (IM2 - 0) of the processor status word (PSW) and the group interrupt level (ILVn=G1LV[2:0]) of the G1ICR register determines whether the CPU receives the interrupt or not.

G1ICR: x'00FC42'

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
—	G1 LV2	G1 LV1	G1 LV0	—	TM5 IE	TM0 IE	IRQ0 IE	—	TM5 IR	TM0 IR	IRQ0 IR	—	TM5 ID	TM0 ID	IRQ0 ID

↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓
Group Interrupt Level ILVn Interrupt Level Setup	Interrupt Enable Flag IENn Interrupt Enable Setup	Interrupt Request Flag IRFn Interrupt Vector Generation	Interrupt Detect Flag IDTn Interrupt Request Detect												

See “2-5 Interrupt Controller” in the MN10200 Series LSI User’s Manual Linear Addressing Version for detail operations. See the MN10200 Series Instruction Manual Linear Addressing Version for interrupt service flow and handler programming.



Set the interrupt enable flags IEN[3:2] (bits [11:10]) of the G5ICR to 0.


3-2 External Interrupts

3-2-1 External Pin Interrupts

Group 5 to Group 1 control external pin interrupts.

The EXTMD register sets the interrupt conditions. The EXTMD register sets the interrupt levels and timing of external interrupts. The EXTMD register specifies each pins's level or edge.

EXTMD: x'00FC50'



3-2-2 NMI Interrupts

This series supports a NMI interrupt. The NMI interrupt occurs on the negative edge of NMI pin.



An NMI interrupt occurs when the CPU is in the bus release state or the handshake access is in wait state.

3-3 Interrupt Setup Examples

3-3-1 External Pin Interrupt Setup

An interrupt occurs on the negative edge from the external interrupt pin IRQ0 (PA0).

The external interrupt edge specification register (EXTMD) sets the interrupt request at low level after reset release, and the IRQ0IR bit of the maskable interrupt control register 1 (G1ICR) becomes 0.

■ Interrupt Enable Setup

- (1) Set the interrupt conditions of the interrupt pin IRQ0 (PA0). Set the IRQ0TG of the EXTMD register to 2. (Bit Setting: 10)

EXTMD: x'00FC50'

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
—	—	—	—	—	—	IRQ4 TG1	IRQ4 TG0	IRQ3 TG1	IRQ3 TG0	IRQ2 TG1	IRQ2 TG0	IRQ1 TG1	IRQ1 TG0	IRQ0 TG1	IRQ0 TG0
—	—	—	—	—	—	0	0	0	0	0	0	0	0	1	0

In this example, the interrupt level is 4.

- (2) Enable interrupts. At this point, clear all prior interrupt requests. To do this, set G1LV[2:0], IRQ0IR and IRQ0IE of the G1ICR register to an interrupt level, 0 and 1, respectively.

G1ICR: x'00FC42'

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
—	G1 LV2	G1 LV1	G1 LV0	—	TM5 IE	TM0 IE	IRQ0 IE	—	TM5 IR	TM0 IR	IRQ0 IR	—	TM5 ID	TM0 ID	IRQ0 ID
—	1	0	0	—	0	0	1	—	0	0	0	—	0	0	0

- (3) Enable interrupts by setting the interrupt enable flag (IE) of the processor status Word (PSW) to 1 and the interrupt mask level (IMn) to 7 (bit setting:111).

Thereafter, an interrupt occurs on the negative edge of the interrupt pin IRQ0 (PA0). The program branches to x'080008' when the interrupt accepted.

Normally, the program generates the interrupt start address and branches to that address.

■ Interrupt Service Routine

- (4) Specify the interrupt group by reading the interrupt accept group register (IAGR) during interrupt preprocessing.
- (5) Specify the interrupt vector in the group by reading the G1ICR register. Check the IRQ0ID with the bit test instruction (BTST). If IRQ0ID is 1, execute the interrupt service routine.
- (6) Clear the IRQ0IR bit of the G1ICR register.
- (7) Return to the main program with the interrupt return instruction (RTI) after the interrupt service routine ends.

During interrupt service routine, the IM and IE of PSW become the interrupt level and 0 respectively. The multiple interrupts are not allowed. It means that other interrupts except the nonmaskable interrupt are not accepted during interrupt service routine unless the PSW is set.




Figure 3-3-1 External Pin Interrupt Timing

3-3-2 Watchdog Timer Interrupt

An interrupt occurs by using the watchdog timer.

Set the WDRST flag of the CPU mode control register (CPUM) to enable (‘0’) after reset. This starts the watchdog timer. A nonmaskable interrupt occurs when the watchdog counter overflows. Because of this, the watchdog timer needs to be cleared during the main program.

When the watchdog timer counts 65536 cycles of SYSClk (6.5536 ms with a 20-MHz oscillator), a watchdog interrupt occurs.

■ Interrupt Enable Setup

- (1) Enable interrupts by setting the interrupt enable flag (IE) of the processor status Word (PSW) to 1 and the interrupt mask level (IMn) to 7 (bit setting:111).
- (2) Clear the WDRST flag of the CPUM register. This starts the watchdog timer.

CPUM: x’00FC00’

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
WD RST	—	—	—	—	—	—	—	—	—	—	OSC ID	STOP	HALT	OSC1	OSC0
0	—	—	—	—	—	—	—	—	—	—	0	0	0	0	0

Normally, clear the watchdog timer before an interrupt occurs.

■ Watchdog Timer Clear

- (3) Set the WDRST flag of the CPUM register to 1 and then immediately clear to 0. The watchdog timer clears to 0 when the WDRST flag is 1.

Normally, the program generates the interrupt start address and branches to that address.

■ Interrupt Service Routine

The program branches to x’080008’ when an interrupt is generated and accepted.

The IM of PSW becomes the highest level during interrupt service routine and other interrupts are not accepted.

- (4) Specify the interrupt group by reading the interrupt accept group register (IAGR) during interrupt preprocessing.
- (5) Verify a watchdog interrupt by reading the nonmaskable interrupt control register (G0ICR). Check the WDIF with the bit test instruction (BTST). If WDIF is 1, execute the interrupt service routine.

- (6) Clear the WDIR flag of the G0ICR register.
- (7) Return to the main program with the interrupt return instruction (RTI) after the interrupt service routine ends.

The watchdog timer and the oscillation stabilization wait counter are shared. The watchdog timer functions as the oscillation stabilization wait counter when the CPU returns from the STOP mode. Because of this, the WDIF flag is cleared to 0 when the CPU moves to the STOP mode. The WDIF flag is cleared to 0 again after the CPU moves to the normal mode. [See “2-6 Standby Function” in the MN10200 Series LSI User’s Manual Linear Addressing Version.]




Figure 3-3-2 Watchdog Interrupt Timing



The watchdog interrupt does not occur when the chip is in bus release. The watchdog interrupt occurs when the chip waits for the handshake access.

When a watchdog interrupt is accepted during wait for the handshake access, the watchdog interrupt occurs by suspending the bus cycle during the wait state. Therefore, the bus cycle operation is not guaranteed when the watchdog interrupt occurs during the wait.

Chapter 4 Timers

4

4-1 Timers

4-1-1 Overview

This LSI series contains six 8-bit timers (timer 0 to timer 5) and two 16-bit timers (timer 6 and timer 7).

Table 4-1-1 Timer Function (1/2)

Function \ Timer	8-bit Timer			
	Timer 0	Timer 1	Timer 2	Timer 3
Interrupt Request Destination	Group 1 (G1ICR) • TM0IR	Group 2 (G2ICR) • TM1IR	Group 3 (G3ICR) • TM2IR	Group 4 (G4ICR) • TM3IR
Interrupt Source	Timer 0 underflow	Timer 1 underflow	Timer 2 underflow	Timer 3 underflow
Clock Source	• TM0IO pin • $\phi/128(*1)$ • $\phi(*2)$ • $fxi/4(*3)$	• TM1IO pin • $fxi/4$ • Timer 0 • ϕ	• TM2IO pin • Timer 1 • Timer 0 • ϕ	• TM3IO pin • Timer 2 • Timer 0 • ϕ
Counting Method	Down counting	Down counting	Down counting	Down counting
Interval Timer	✓	✓	✓	✓
Event Counter	✓	✓	✓	✓
Timer Output	✓	✓	✓	✓
PWM	—	—	—	—
Two-phase Timer Output	—	—	—	—
One-shot Pulse Output	—	—	—	—
One-phase Capture Input	—	—	—	—
Two-phase Capture Input	—	—	—	—
Two-phase Encoder	—	—	—	—
External Count Direction Control	—	—	—	—
External Count Reset Control	—	—	—	—
Serial Interface Transfer Clock Generation	—	—	✓	✓
A/D Conversion Timing Generation	—	✓	—	—

Table 4-1-1 Timer Function (2/2)

Function \ Timer	8-bit Timer			
	Timer 4	Timer 5	Timer 6	Timer 7
Interrupt Request Destination	Group 5 (G5ICR) • TM4IR	Group 1 (G1ICR) • TM5IR	Group 6 (G6ICR) • TM6UIR • TM6AIR • TM6BIR	Group 7 (G7ICR) • TM7UIR • TM7AIR • TM7BIR
Interrupt Source	Timer 4 underflow	Timer 5 underflow	Timer 6 underflow Timer 6 compare A or capture A match Timer 6 compare B or capture B match	Timer 7 underflow Timer 7 compare A or capture A match Timer 7 compare B or capture B match
Clock Source	• TM4IO pin • Timer 3 • Timer 0 • fxi/4	• TM5IO pin • Timer 4 • Timer 0 • fxi/4	• SYSCLK • Timer 4 • Timer 5 • TM6IOB pin • Two-phase encoder	• SYSCLK • Timer 4 • Timer 5 • TM7IOB pin • Two-phase encoder
Counting Method	Down counting	Down counting	Up/Down counting	Up/Down counting
Interval Timer	✓	✓	✓	✓
Event Counter	✓	✓	✓	✓
Timer Output	✓	✓	✓	✓
PWM	—	—	Arbitrary duty	Arbitrary duty
Two-phase Timer Output	—	—	✓	✓
One-shot Pulse Output	—	—	✓	✓
One-phase Capture Input	—	—	✓	✓
Two-phase Capture Input	—	—	✓	✓
Two-phase Encoder	—	—	4x, 1x	4x, 1x
External Count Direction Control	—	—	✓	✓
External Count Reset Control	—	—	✓	✓
Serial Interface Transfer Clock Generation	—	—	—	—
A/D Conversion Timing Generation	—	—	—	—

*1 System Clock (10 MHz with a 20-MHz oscillator)/128

*2 System Clock (10 MHz with a 20-MHz oscillator)

*3 Low-speed Clock (32 kHz)/4




Figure 4-1-1 Event Counter Timing (Timer 0 to Timer 5)




Figure 4-1-2 Timer Output, Interval Timer Timing (Timer 0 to Timer 5)




Figure 4-1-3 PWM Output Timing (Timer 6 and Timer 7)




Figure 4-1-4 PWM Output Timing (Data Write) (Timer 6 and Timer 7)




Figure 4-1-5 Two-phase Timer Output Timing (Timer 6 and Timer 7)




Figure 4-1-6 One-shot Pulse Output Timing (Timer 6 and Timer 7)




Figure 4-1-7 One-phase Capture Input Timing (Timer6 and Timer 7)




Figure 4-1-8 Two-phase Capture Input Timing (Timer 6 and Timer 7)




Figure 4-1-9 Two-phase Encoder (4x) Timing




Figure 4-1-10 Two-phase Encoder (1x) Timing (Timer 6 and Timer 7)




Figure 4-1-11 External Count Direction Control Timing (Timer 6 and Timer 7)




Figure 4-1-12 External Count Reset Control (Two-phase Encoder) Timing (Timer 6 and Timer 7)

Timer 1 to timer 5 can cascade. For example, cascading timer 1 and timer 2 can form as a 16-bit timer. cascading timer 3, timer 4 and timer 5 can form as a 24-bit timer. Cascading these timers can form a 40-bit timer at most.



An underflow interrupt occurs only when these timers are down counting.

■ Timer 0 to Timer 5

Timer 0 to Timer 5 are 8-bit timers. They are down counting and are divided by the 8-bit value set in the base register (TMnBR) plus one. (Do not set 0 to TMnBR). An interrupt occurs when each timer underflows (the binary counter changes from x'00' to the 8-bit value). They can function as interval timers, event counters, clock output, base clock for serial interface and A/D conversion start timing.

■ Timer 6 and Timer 7

Timer 6 and Timer 7 are 16-bit timers. They are up/down counting. Each timer has two compare/capture registers (TMnCA and TMnCB). These registers capture and compare the up/down counter value, generate PWM and interrupts. The PWM contains the double buffer mode that changes the cycle and transition from the next cycle. This prevents the PWM waveform losses and distorts during timing changes. These timers can function as interval timers, event counters (at clock oscillation), one-phase PWM, two-phase PWM, two capture input, dual two-phase encoders, one-shot pulse generators and external count direction controllers.

Figure 4-1-13 shows the timer configuration. Combining timers serves as various interval timers.




Figure 4-1-13 Timer Configuration

Each timer n ($n=2$ to 5) cascade inputs cascade output of timer $n-1$. Therefore, timer does not function as a 8-bit counter but it functions as a 16-bit counter. SYSCLK is a signal of dividing the clock from OSCI pin by 2 (10 MHz with a 20-MHz oscillator) during normal mode or HALT0 mode. SYSCLK becomes a signal of dividing the clock from XI pin by 2 (16 kHz with a 32-kHz oscillator) during SLOW mode or HALT1 mode. SYSCLK stops during STOP0 mode or STOP1 mode. SYSCLK outputs to the external SYSCLK pin. The fxi/4 means a signal of dividing the clock from XI pin by 4 (18 kHz with a 32-kHz oscillator) during modes except STOP0 and STOP1 modes. The fxi/4 stops during STOP0 or STOP1 mode.

4-1-2 Control Registers

The following table shows timer control registers.

Table 4-1-2 List of Timer Control Registers

Register		Address	R/W	Function
Timer 0	TM0MD	x'00FE20'	R/W	Timer 0 Mode Register
	TM0BC	x'00FE00'	R	Timer 0 Binary Counter
	TM0BR	x'00FE10'	R/W	Timer 0 Base Register
Timer 1	TM1MD	x'00FE21'	R/W	Timer 1 Mode Register
	TM1BC	x'00FE01'	R	Timer 1 Binary Counter
	TM1BR	x'00FE11'	R/W	Timer 1 Base Register
Timer 2	TM2MD	x'00FE22'	R/W	Timer 2 Mode Register
	TM2BC	x'00FE02'	R	Timer 2 Binary Counter
	TM2BR	x'00FE12'	R/W	Timer 2 Base Register
Timer 3	TM3MD	x'00FE23'	R/W	Timer 3 Mode Register
	TM3BC	x'00FE03'	R	Timer 3 Binary Counter
	TM3BR	x'00FE13'	R/W	Timer 3 Base Register
Timer 4	TM4MD	x'00FE24'	R/W	Timer 4 Mode Register
	TM4BC	x'00FE04'	R	Timer 4 Binary Counter
	TM4BR	x'00FE14'	R/W	Timer 4 Base Register
Timer 5	TM5MD	x'00FE25'	R/W	Timer 5 Mode Register
	TM5BC	x'00FE05'	R	Timer 5 Binary Counter
	TM5BR	x'00FE15'	R/W	Timer 5 Base Register
Timer 6	TM6MD	x'00FE30'	R/W	Timer 6 Mode Register
	TM6BC	x'00FE32'	R	Timer 6 Binary Counter
	TM6CA	x'00FE34'	R/W	Timer 6 Compare/Capture Register A
	TM6CAX	x'00FE36'	-	Timer 6 Compare/Capture Register Set A
	TM6CB	x'00FE38'	R/W	Timer 6 Compare/Capture Register B
	TM6CBX	x'00FE3A'	-	Timer 6 Compare/Capture Register Set B
Timer 7	TM7MD	x'00FE40'	R/W	Timer 7 Mode Register
	TM7BC	x'00FE42'	R	Timer 7 Binary Counter
	TM7CA	x'00FE44'	R/W	Timer 7 Compare/Capture Register A
	TM7CAX	x'00FE46'	-	Timer 7 Compare/Capture Register Set A
	TM7CB	x'00FE48'	R/W	Timer 7 Compare/Capture Register B
	TM7CBX	x'00FE4A'	-	Timer 7 Compare/Capture Register Set B

The TM6CAX register, the TM6CBX register, the TM7CAX register and the TM7CBX register are dummy registers to specify the double buffer mode when the PWM is output.

4-1-3 Timer Block Diagram

This section describes block diagrams of timer 0 to timer 7.




Figure 4-1-14 Timer 0 Block Diagram




Figure 4-1-15 Timer 1 Block Diagram




Figure 4-1-16 Timer 2 Block Diagram




Figure 4-1-17 Timer 3 Block Diagram




Figure 4-1-18 Timer 4 Block Diagram




Figure 4-1-19 Timer 5 Block Diagram




Figure 4-1-20 Timer 6 Block Diagram




Figure 4-1-21 Timer 7 Block Diagram

4-2 8-bit Timer Setup Examples

4-2-1 Event Counter Using 8-bit Timer

The event counter setup procedures for Timer 0 to Timer 5 are the same. In this example, timer 2 counts the rising edge of the TM2IO pin input four times and generates an interrupt at underflow.

- (1) Set the interrupt enable flag (IE) of the processor status word (PSW) to 1.
- (2) Verify that counting is stopped using the timer 2 mode register (TM2MD).

This verification is unnecessary immediately after a reset.

TM2MD: x'00FE22'

7	6	5	4	3	2	1	0
TM2 EN	TM2 LD	—	—	—	—	TM2 S1	TM2 S0
0	0	—	—	—	—	0	0

- (3) Enable interrupts. At the same time, clear all prior interrupt requests. Set G3LV[2:0] bits of the maskable interrupt control register 3 (G3ICR) to the interrupt level of 6 to 0, TM2IR and TM2IE to 0 and 1, respectively. For example, write x'4200' to the G3ICR register. Thereafter, an interrupt occurs when timer 2 underflows.

G3ICR: x'00FC46'

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
—	G3 LV2	G3 LV1	G3 LV0	SC0R IE	SC0T IE	TM2 IE	IRQ2 IE	SC0R IR	SC0T IR	TM2 IR	IRQ2 IR	SC0R ID	SC0T ID	TM2 ID	IRQ2 ID
—	1	0	0	0	0	1	0	0	0	0	0	0	0	0	0

- (4) Set the timer divisor. Since timer 2 divides the TM2IO pin by 4, set the timer 2 base register (TM2BR) to 3. (The valid range for TM2BR is 1 to 255.)

TM2BR: x'00FE12'

7	6	5	4	3	2	1	0
TM2 BR7	TM2 BR6	TM2 BR5	TM2 BR4	TM2 BR3	TM2 BR2	TM2 BR1	TM2 BR0
0	0	0	0	0	0	1	1

- (5) Load the TM2BR value to the TM2BC register. To do this, set TM2LD and TM2EN of the TM2MD register to 1 and 0 respectively. At the same time, select the clock source. Set TM2S[1:0] to 00.
- (6) Set both TM2LD and TM2EN of the TM2MD register to 0. If this setting is omitted, the timer 2 binary counter may not start at the first cycle.
- (7) Set both TM2LD and TM2EN to 0. This starts timer 2. Counting starts at the beginning of the next cycle.



Changing the clock source while controlling count operation will corrupt the binary counter value.

When the timer 2 binary counter value reaches 0 and loads the value of 3 from the timer 2 base register (TM2BR), a timer 2 underflow interrupt request occurs.




Figure 4-2-1 Event Counter Timing

4-2-2 Clock Output Using 8-bit Timer

Timer 0 to timer 5 contain clock output functions. The setup procedures for timer 0 to timer 5 are same. In this example, timer 0 and timer 1 output 12 clock cycles (SYSCLK/6).




Figure 4-2-2 Clock Output Configuration (1)

■ Timer 0 Setup

This verification is unnecessary immediately after a reset.

(1) Verify that timer 0 counting is stopped using the timer 0 mode register (TM0MD).

TM0MD: x'00FE20'

7	6	5	4	3	2	1	0
TM0 EN	TM0 LD	—	—	—	—	TM0 S1	TM0 S0
0	1					1	0



If setting 1 of divisor, write the dummy value (for example, x'0F') once.

(2) Set the timer 0 divisor. Since timer 0 divides SYSCLK by 2, set the timer 0 base register (TM0BR) to 1. (The valid range for TM0BR is 1 to 255.)

TM0BR: x'00FE10'

7	6	5	4	3	2	1	0
TM0 BR7	TM0 BR6	TM0 BR5	TM0 BR4	TM0 BR3	TM0 BR2	TM0 BR1	TM0 BR0
0	0	0	0	0	0	0	1

(3) Load the TM0BR value to TM0BC. To do this, set TM0LD and TM0EN to 1 and 0 respectively.

TM0MD: x'00FE20'

7	6	5	4	3	2	1	0
TM0 EN	TM0 LD	—	—	—	—	TM0 S1	TM0 S0
0	1					1	0

- (4) Set both TM0LD and TM0EN of the TM0MD register to 0. If this setting is omitted, the timer 0 binary counter may not start at the first cycle.
- (5) Set TM0LD and TM0EN to 0 and 1 respectively. This starts timer 0. Counting starts at the beginning of the next cycle. When the timer 0 binary counter value reaches 0 and loads the value of 1 from the timer 0 base register (TM0BR), a timer 0 underflow interrupt request occurs.

■ Pin Setup

- (6) Select the TM1IO pin to output using the port 8 I/O control register (P8DIR) and the port 8 output mode register (P8MD). (The set value is 2.)

P8DIR: x'00FFE8'

7	6	5	4	3	2	1	0
P8 DIR7	P8 DIR6	P8 DIR5	P8 DIR4	P8 DIR3	P8 DIR2	P8 DIR1	P8 DIR0
0	0	0	0	0	0	1	0

P8MD: x'00FFF8'

7	6	5	4	3	2	1	0
P8 MD7	P8 MD6	P8 MD5	P8 MD4	P8 MD3	P8 MD2	P8 MD1	P8 MD0
0	0	0	0	0	0	1	0

■ Timer 1 Setup

- (7) Verify that timer 1 counting is stopped using the timer 1 mode register (TM1MD).

TM1MD: x'00FE21'

7	6	5	4	3	2	1	0
TM1 EN	TM1 LD	—	—	—	—	TM1 S1	TM1 S0
0	0					1	0

- (8) Set the timer 1 divisor. Since timer 1 divides timer 0 output by 3, set the timer 1 base register (TM1BR) to 2. (The valid range for TM0BR is 1 to 255.)

TM1BR: x'00FE11'

7	6	5	4	3	2	1	0
TM1 BR7	TM1 BR6	TM1 BR5	TM1 BR4	TM1 BR3	TM1 BR2	TM1 BR1	TM1 BR0
0	0	0	0	0	0	1	0

- (9) Load the TM1BR value to TM1BC. To do this, set TM1LD and TM1EN to 1 and 0 respectively. At the same time, select the clock source.



If selecting 1 of divisor, set 0 to the timer 0 base register (TM0BR) once again after step (5). The first count is the value set in step (2), but the second count becomes 1. For example, if 0 is set to TM0BR in step (2), the first count is 257 and the second count becomes 1.

This verification is unnecessary immediately after a reset.



Changing the clock source while controlling count operation will corrupt the binary counter value.

- (10) Set both TM1LD and TM1EN of the TM1MD register to 0. If this setting is omitted, the timer 0 binary counter may not start at the first cycle.
- (11) Set TM1LD and TM1EN to 0 and 1 respectively. This starts timer 1. Counting starts at the beginning of the next cycle.

When the TM1BC value reaches 0, TM1IO output is inverted as soon as the value of 2 from the timer 1 base register (TM1BR) is loaded. Immediately after TM1BC starts counting, the TM1IO output pin outputs 0. The TM1IO output pin outputs 1 at the beginning of the next cycle when TM1BC becomes 0. Then the TM1IO output pin outputs 0 again at the beginning of the next cycle. This repeated operation results in 12 clock cycles.




Figure 4-2-3 Clock Output Timing

4-2-3 Interval Timer Using 8-bit Timer

The interval timer setup procedures for timer 0 to timer 5 are same. In this example, timer 0, timer 2 and timer 3 generate an interrupt at regular intervals (1 second). (To divide SYSCLK by 10,000,000, timer 0 divides SYSCLK by 250 and timer 2 and timer 3 divide SYSCLK by 40,000.)




Figure 4-2-4 Clock Output Configuration (2)

- (1) Set the interrupt enable flag (IE) of the processor status word (PSW) to 1.
- (2) Enable interrupts. At the same time, clear all prior interrupt requests. Set G4LV[2:0] bits of the maskable interrupt control register 4 (G4ICR) to the interrupt level of 6 to 0, TM3IR and TM3IE to 0 and 1, respectively. For example, write x'4200' to the G4ICR register. Thereafter, an interrupt occurs when timer 3 underflows.

G4ICR: x'00FC48'

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
—	G4 LV2	G4 LV1	G4 LV0	SC1R IE	SC1T IE	TM3 IE	IRQ3 IE	SC1R IR	SC1T IR	TM3 IR	IRQ3 IR	SC1R ID	SC1T ID	TM3 ID	IRQ3 ID
—	1	0	0	0	0	1	0	0	0	0	0	0	0	0	0

■ Timer 0 Setup

- (3) Verify that timer 0 counting is stopped using the timer 0 mode register (TM0MD).

TM0MD: x'00FE20'

7	6	5	4	3	2	1	0
TM0 EN	TM0 LD	—	—	—	—	TM0 S1	TM0 S0
0	0					1	0

- (2) Set the timer 0 divisor. Since timer 0 divides SYSCLK by 250, set the timer 0 base register (TM0BR) to 249. (The valid range for TM0BR is 1 to 255.)

TM0BR: x'00FE10'

7	6	5	4	3	2	1	0
TM0 BR7	TM0 BR6	TM0 BR5	TM0 BR4	TM0 BR3	TM0 BR2	TM0 BR1	TM0 BR0
1	1	1	1	1	0	0	1

This verification is unnecessary immediately after a reset.



If setting 1 of divisor, write the dummy value (for example, x'0F') once.

- (5) Load the TM0BR value to TM0BC. To do this, set TM0LD and TM0EN to 1 and 0 respectively.

TM0MD: x'00FE20'

7	6	5	4	3	2	1	0
TM0 EN	TM0 LD	—	—	—	—	TM0 S1	TM0 S0
0	0					1	0



If selecting 1 of divisor, set 0 to the timer 0 base register (TM0BR) once again after step (7). The first count is the value set in step (4), but the second count becomes 1. For example, if 0 is set to TM0BR in step (4), the first count is 257 and the second count becomes 1.

- (6) Set both TM0LD and TM0EN of the TM0MD register to 0. If this setting is omitted, the timer 0 binary counter may not start at the first cycle.
- (7) Set TM0LD and TM0EN to 0 and 1 respectively. This starts timer 0. Counting starts at the beginning of the next cycle. When the timer 0 binary counter (TM0BC) reaches 0 and loads the value of 1 from the timer 0 base register (TM0BR), a timer 0 underflow interrupt request occurs.

■ Timer 2 and Timer 3 Setup

- (8) Verify that counting is stopped using the timer 2 mode register (TM2MD) and the timer 3 mode register (TM3MD).

TM2MD: x'00FE22'

7	6	5	4	3	2	1	0
TM2 EN	TM2 LD	—	—	—	—	TM2 S1	TM2 S0
0	0	—	—	—	—	0	0

TM3MD: x'00FE23'

7	6	5	4	3	2	1	0
TM3 EN	TM3 LD	—	—	—	—	TM3 S1	TM3 S0
0	0					0	1

- (9) Set the timer divisor. Since the divisor is 40000 (x'9C40'), set the timer 2 base register (TM2BR) and the timer 3 base register (TM3BR) to x'3F' and x'9C'. (The valid range is 1 to 255.)

TM2BR: x'00FE12'

7	6	5	4	3	2	1	0
TM2 BR7	TM2 BR6	TM2 BR5	TM2 BR4	TM2 BR3	TM2 BR2	TM2 BR1	TM2 BR0
0	0	1	1	1	1	1	1

TM3BR: x'00FE13'

7	6	5	4	3	2	1	0
TM3 BR7	TM3 BR6	TM3 BR5	TM3 BR4	TM3 BR3	TM3 BR2	TM3 BR1	TM3 BR0
1	0	0	1	1	1	0	0



Changing the clock source while controlling count operation will corrupt the binary counter value.

- (10) Load the TM2BR value to TM2BC and the TM3BR to TM3BC. To do this, set both TM2LD and TM3LD to 1, and both TM2EN and TM3EN to 0. At the same time, select the clock sources. (Select timer 0 for the timer 2 clock source and timer 2 cascade for the timer 3 clock source.)

- (11) Set both TM2LD and TM3LD to 0, and both TM2EN and TM3EN to 0. If this setting is omitted, the binary counter may not start at the first cycle.
- (12) Set TM2LD and TM3LD to 0, and TM2EN and TM3EN to 1. This starts the timer. Counting starts at the beginning of the next cycle.

When the TM2BC value and the TM3BC value reach 0, a timer 3 underflow interrupt request occurs as soon as the TM2BR value x'3F' and the TM3BR value x'9C' are loaded.




Figure 4-2-5 Interval Timer Timing

4-3 16-bit Timer Setup Examples

4-3-1 Event Counter Using 16-bit Timer

The event counter setup procedures for Timer 6 and Timer 7 are same except the up/down counting selection. In this example, timer 6 counts TM6IOB pin input (SYSCLK/2 or less, 5 MHz or less with a 20-MHz oscillator) and generates an interrupt on the second cycle and fifth cycle.



Use the MOV instruction to set the data and always use 16-bit write operations.

Stop TM6BC counting and initialize (clear) TM6BC and RS.F.F.

■ Interrupt Enable Setup

- (1) Enable interrupts. At the same time, clear all prior interrupt requests. Set G6LV[2:0] bits of the G6ICR to the interrupt level of 6 to 0, TM6AIR and TM6BIR to 0, and TM6AIE and TM6BIE to 1. For example, write x'4600' to the G6ICR register. Thereafter, an interrupt occurs when the timer 6 capture A and the timer 6 capture B occur.

■ Timer 6 Setup

- (2) Set the operating mode to the timer 6 mode register (TM6MD). Verify that counting is stopped and an interrupt is disabled. Select up counting or down counting. Select TM6IOB as the timer 6 clock source.

TM6MD: x'00FE30'

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TM6 EN	TM6 NLD	—	—	TM6 UD1	TM6 UD0	TM6 TGE	TM6 ONE	TM6 MD1	TM6 MD0	TM6 ECLR	TM6 LP	TM6 ASEL	TM6 S2	TM6 S1	TM6 S0
0	0	—	—	0	0	0	0	0	0	0	1	0	0	1	0

- (3) Set the timer 6 divisor. Since timer 6 divides TM6IOB pin input by 5, set 4 to the timer 6 compare/capture register A (TM6CA). (The valid range for TM6CA is 1 to x'FFFE'.)

TM6CA: x'00FE34'

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TM6 CA15	TM6 CA14	TM6 CA13	TM6 CA12	TM6 CA11	TM6 CA10	TM6 CA9	TM6 CA8	TM6 CA7	TM6 CA6	TM6 CA5	TM6 CA4	TM6 CA3	TM6 CA2	TM6 CA1	TM6 CA0
0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0

In the single buffer mode, both TM6CA and TM6CB are compared to TM6BC.

The TM6CB value is set to '-1' by writing x'FFFF' to TM6CB. When TM6CB is not compared to TM6BC, the TM6CB value is set to '-1'.

- (4) Set the phase difference for timer 6. Since the phase difference is 2 cycles, set 1 to the timer 6 compare/capture register B (TM6CB). (The valid range for TM6CB is $-1 \leq \text{TM6CB} < \text{TM6CA}$.)

TM6CB: x'00FE38'

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TM6 CB15	TM6 CB14	TM6 CB13	TM6 CB12	TM6 CB11	TM6 CB10	TM6 CB9	TM6 CB8	TM6 CB7	TM6 CB6	TM6 CB5	TM6 CB4	TM6 CB3	TM6 CB2	TM6 CB1	TM6 CB0
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1

- (5) Set TM6NLD and TM6EN of the timer 6 mode register (TM6MD) to 1 and 0 respectively. This enables TM6BC, T.F.F and RS.F.F.

TM6MD: x'00FE30'

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TM6 EN	TM6 NLD	—	—	TM6 UD1	TM6 UD0	TM6 TGE	TM6 ONE	TM6 MD1	TM6 MD0	TM6 ECLR	TM6 LP	TM6 ASEL	TM6 S2	TM6 S1	TM6 S0
0	1	—	—	0	0	0	0	0	0	0	1	0	0	1	0

- (6) Set both TM6NLD and TM6EN to 1. This starts the timer 6. Counting starts at the beginning of the next cycle.

If this step is omitted, TM6BC may not count during the first cycle. Do not change other bits in the TM6MD register at the same time.

When SYSCLK operates (in normal and halt modes), the external TM6IOB input is sampled on SYSCLK. When SYSCLK stops (in STOP mode), TM6BC counts on the TM6IOB input. Select the oscillation clock/4 (5 MHz with a 20-MHz oscillator) or less as the event counter clock. Figure 4-3-1 shows the example of generating an interrupt during up counting.




Figure 4-3-1 Event Counter Timing

4-3-2 PWM Output Using 16-bit Timer

The PWM output setup procedures for Timer 6 and Timer 7 are same except the up/down counting selection. In this example, timer 6 divides SYSCLK by 5 and outputs PWM signal on the fifth cycle. The duty is 2:3. Therefore, set the divisor of 5 (the set value is '4') to the timer 6 compare/capture register A and the cycle of 2 (the set value is '1') to the timer 6 compare/capture B.

■ Pin Setup

- (1) Set the TM6IOA pin to output using the port 8 I/O control register (P8DIR) and the port 8 output mode register (P8MD).

P8DIR: x'00FFE8'

7	6	5	4	3	2	1	0
P8 DIR7	P8 DIR6	P8 DIR5	P8 DIR4	P8 DIR3	P8 DIR2	P8 DIR1	P8 DIR0
0	1	0	0	0	0	0	0

P8MD: x'00FF8'

7	6	5	4	3	2	1	0
P8 MD7	P8 MD6	P8 MD5	P8 MD4	P8 MD3	P8 MD2	P8 MD1	P8 MD0
0	1	0	0	0	0	0	0

■ Timer 6 Setup

- (2) Set the operating mode to the timer 6 mode register (TM6MD). Verify that counting is stopped and an interrupt is disabled. Select up counting or down counting. Select SYSCLK as the timer 6 clock source. Select the double buffer operating mode.

TM6MD: x'00FE30'

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TM6 EN	TM6 NLD			TM6 UD1	TM6 UD0	TM6 TGE	TM6 ONE	TM6 MD1	TM6 MD0	TM6 ECLR	TM6 LP	TM6 ASEL	TM6 S2	TM6 S1	TM6 S0
0	0	—	—	0	0	0	0	0	1	0	1	0	0	1	1

- (3) Set the timer 6 divisor. Since timer 6 divides SYSCLK by 5, set 4 to the timer 6 compare/capture register A (TM6CA). (The valid range for TM6CA is 1 to x'FFFE'.)

TM6CA: x'00FE34'

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TM6 CA15	TM6 CA14	TM6 CA13	TM6 CA12	TM6 CA11	TM6 CA10	TM6 CA9	TM6 CA8	TM6 CA7	TM6 CA6	TM6 CA5	TM6 CA4	TM6 CA3	TM6 CA2	TM6 CA1	TM6 CA0
0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0



Use the MOV instruction to set the data and always use 16-bit write operations.

Stop TM6BC counting and initialize (clear) TM6BC and RS.F.F.

- (4) Set the timer 6 duty. Since the duty is 2/5 of SYSCLK, set 1 to the timer 6 compare/capture register B (TM6CB). (The valid range for TM6CB is $-1 \leq \text{TM6CB} < \text{TM6CA}$.)

TM6CB: x'00FE38'

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TM6 CB15	TM6 CB14	TM6 CB13	TM6 CB12	TM6 CB11	TM6 CB10	TM6 CB9	TM6 CB8	TM6 CB7	TM6 CB6	TM6 CB5	TM6 CB4	TM6 CB3	TM6 CB2	TM6 CB1	TM6 CB0
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1

The TM6CB value is set to '-1' by writing x'FFFF' to TM6CB. When TM6CB is not compared to TM6BC, the TM6CB value is set to '-1'.

- (5) In the double buffer mode, compare TM6BC to TM6CAX. The TM6CAX is updated when TM6CAX = TM6BC, so that TM6CAX remains x'0000' before TM6BC starts counting. Therefore, to load the TM6CA value to TM6CAX, write the dummy data to TM6CAX. (The dummy data can be any values.)

TM6CAX and TM6CBX are valid only when the timer 6 compare/capture register is set to double buffer mode.

TM6CAX: x'00FE36'

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TM6 CAX15	TM6 CAX14	TM6 CAX13	TM6 CAX12	TM6 CAX11	TM6 CAX10	TM6 CAX9	TM6 CAX8	TM6 CAX7	TM6 CAX6	TM6 CAX5	TM6 CAX4	TM6 CAX3	TM6 CAX2	TM6 CAX1	TM6 CAX0

- (6) In the double buffer mode, compare TM6BC to TM6CBX. The TM6CBX is updated when TM6CBX = TM6BC, so that TM6CBX remains x'0000' before TM6BC starts counting. Therefore, to load the TM6CA value to TM6CBX, write the dummy data to TM6CBX. (The dummy data can be any values.)

TM6CBX: x'00FE3A'

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TM6 CBX15	TM6 CBX14	TM6 CBX13	TM6 CBX12	TM6 CBX11	TM6 CBX10	TM6 CBX9	TM6 CBX8	TM6 CBX7	TM6 CBX6	TM6 CBX5	TM6 CBX4	TM6 CBX3	TM6 CBX2	TM6 CBX1	TM6 CBX0

The setup steps after step (6) are the same as steps (5) and (6) in “4-3-1 Event Counter Using 16-bit Timer”.




Figure 4-3-2 PWM Timing

When timer n changes the duty of PWM output waveforms dynamically, the PWM output waveforms and interrupts may corrupt at the timing of changing the TMnCB value in the single buffer mode. In the double buffer mode, the corrupt of PWM output waveforms and interrupts does not occur at any timing of changing the TMnCB value. This corrupt does not occur even when the output waveforms consist of 1s and 0s.




Figure 4-3-3 PWM Timing in Double Buffer Mode

4-3-3 Two-phase PWM Output Using 16-bit Timer

The two-phase PWM output setup procedures for Timer 6 and Timer 7 are same except the up/down counting selection. In this example, timer 6 divides SYSCCLK by 5 and outputs two-phase PWM signal on the fifth cycle. The phase difference is 2 cycles. Therefore, set the divisor of 5 (the set value is '4') to the timer 6 compare/capture register A and the cycle of 2 (the set value is '1') to the timer 6 compare/capture B.

■ Pin Setup

- (1) Set the TM6IOA pin to output using the port 8 I/O control register (P8DIR) and the port 8 output mode register (P8MD).

This verification is unnecessary immediately after a reset.

P8DIR: x'00FFE8'

7	6	5	4	3	2	1	0
P8 DIR7	P8 DIR6	P8 DIR5	P8 DIR4	P8 DIR3	P8 DIR2	P8 DIR1	P8 DIR0
1	1	0	0	0	0	0	0

P8MD: x'00FF8'

7	6	5	4	3	2	1	0
P8 MD7	P8 MD6	P8 MD5	P8 MD4	P8 MD3	P8 MD2	P8 MD1	P8 MD0
1	1	0	0	0	0	0	0

■ Timer 6 Setup

- (2) Set the operating mode to the timer 6 mode register (TM6MD). Verify that counting is stopped and an interrupt is disabled. Select up counting or down counting. Select TM6IOB as the timer 6 clock source.

TM6MD: x'00FE30'

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TM6 EN	TM6 NLD	—	—	TM6 UD1	TM6 UD0	TM6 TGE	TM6 ONE	TM6 MD1	TM6 MD0	TM6 ECLR	TM6 LP	TM6 ASEL	TM6 S2	TM6 S1	TM6 S0
0	0	—	—	0	0	0	0	0	1	0	1	0	0	1	0



Use the MOV instruction to set the data and always use 16-bit write operations.

Stop TM6BC counting and initialize (clear) TM6BC and RS.F.F.

- (3) Set the timer 6 divisor. Since timer 6 divides TM6IOB pin input by 5, set 4 to the timer 6 compare/capture register A (TM6CA). (The valid range for TM6CA is 1 to x'FFFE'.)

TM6CA: x'00FE34'

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TM6 CA15	TM6 CA14	TM6 CA13	TM6 CA12	TM6 CA11	TM6 CA10	TM6 CA9	TM6 CA8	TM6 CA7	TM6 CA6	TM6 CA5	TM6 CA4	TM6 CA3	TM6 CA2	TM6 CA1	TM6 CA0
0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0

- (4) Set the phase difference of timer 6. Since the phase difference is two cycles of prescaler 0, set 1 to the timer 6 compare/capture register B (TM6CB). (The valid range for TM6CB is $-1 < \text{TM6CB} < \text{TM6CA}$.)

TM6CB: x'00FE38'

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TM6 CB15	TM6 CB14	TM6 CB13	TM6 CB12	TM6 CB11	TM6 CB10	TM6 CB9	TM6 CB8	TM6 CB7	TM6 CB6	TM6 CB5	TM6 CB4	TM6 CB3	TM6 CB2	TM6 CB1	TM6 CB0
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1

TM6CAX and TM6CBX are valid only when the timer 6 compare/capture register is set to double buffer mode.

- (5) In the double buffer mode, compare TM6BC to TM6CAX. The TM6CAX is updated when $\text{TM6CAX} = \text{TM6BC}$, so that TM6CAX remains x'0000' before TM6BC starts counting. Therefore, to load the TM6CA value to TM6CAX, write the dummy data to TM6CAX. (The dummy data can be any values.)

TM6CAX: x'00FE36'

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TM6 CAX15	TM6 CAX14	TM6 CAX13	TM6 CAX12	TM6 CAX11	TM6 CAX10	TM6 CAX9	TM6 CAX8	TM6 CAX7	TM6 CAX6	TM6 CAX5	TM6 CAX4	TM6 CAX3	TM6 CAX2	TM6 CAX1	TM6 CAX0

- (6) In the double buffer mode, compare TM6BC to TM6CBX. The TM6CBX is updated when $\text{TM6CBX} = \text{TM6BC}$, so that TM6CBX remains x'0000' before TM6BC starts counting. Therefore, to load the TM6CA value to TM6CBX, write the dummy data to TM6CBX. (The dummy data can be any values.)

TM6CBX: x'00FE3A'

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TM6 CBX15	TM6 CBX14	TM6 CBX13	TM6 CBX12	TM6 CBX11	TM6 CBX10	TM6 CBX9	TM6 CBX8	TM6 CBX7	TM6 CBX6	TM6 CBX5	TM6 CBX4	TM6 CBX3	TM6 CBX2	TM6 CBX1	TM6 CBX0

The setup steps after step (6) are the same as steps (5) and (6) in “4-3-1 Event Counter Using 16-bit Timer”.




Figure 4-3-4 Two-phase PWM Timing

When timer n changes the duty of PWM output waveforms dynamically, the PWM output waveforms and interrupts may corrupt at the timing of changing the TMnCB value in the single buffer mode. In the double buffer mode, the corrupt of PWM output waveforms and interrupts does not occur at any timing of changing the TMnCB value. This corrupt does not occur even when the output waveforms consist of 1s and 0s.




Figure 4-3-5 Two-phase PWM Timing in Double Buffer Mode

4-3-4 One-phase Capture Input Using 16-bit Timer

The one-phase capture input setup procedures for timer 6 and timer 7 are same except the up/down counting selection. In this example, timer 7 divides SYSCLK by 65536 and measures how long the TM7IOA input is high. An interrupt occurs on the capture B and the width where the TM7IOA input is high is calculated by the instruction (TMnCB - TMnCA).



Use the MOV instruction to set the data and always use 16-bit write operations.

Stop TM7BC counting and initialize (clear) TM7BC and RS.F.F.

■ Interrupt Enable Setup

- (1) Enable interrupts. At the same time, clear all prior interrupt requests. Set G7LV[2:0] bits of the G7ICR to the interrupt level of 6 to 0, TM7BIR 7 and TM7BIE to 0 and 1 respectively. For example, write x'4400' to the G7ICR register. Thereafter, an interrupt occurs when the timer 7 capture B occurs.

■ Timer 7 Setup

- (2) Set the operating mode to the timer 7 mode register (TM7MD). Verify that counting is stopped and an interrupt is disabled. Select up counting or down counting. Set TM7LP to 0 to count the loop of 0 to x'FFFF'. Select SYSCLK as the timer 7 clock source.

TM7MD: x'00FE40'

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TM7 EN	TM7N LD	—	—	TM7 UD1	TM7 UD0	TM7 TGE	TM7 ONE	TM7 MD1	TM7 MD0	TM7 ECLR	TM7 LP	TM7 ASEL	TM7 S2	TM7 S1	TM7 S0
0	0	—	—	0	0	0	0	1	0	0	0	0	0	1	1

If this step is omitted, TM7BC may not count during the first cycle.

- (3) Set TM7NLD and TM7EN of the TM7MD register to 1 and 0 respectively. This enables TM7BC, T.F.F and RS.F.F.
- (4) Set both TM7NLD and TM7EN to 1. This starts the timer 7. Counting starts at the beginning of the next cycle.

■ Compare/Capture Register Setup

- (5) When TM7MD[1:0] = '10' (the capture is selected), TM7CA and TM7CB are reserved for read operations. When setting TM7CA and TM7CB is required, first set TM7MD[1:0] to '00'.

TM7CA: x'00FE44'

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TM7 CA15	TM7 CA14	TM7 CA13	TM7 CA12	TM7 CA11	TM7 CA10	TM7 CA9	TM7 CA8	TM7 CA7	TM7 CA6	TM7 CA5	TM7 CA4	TM7 CA3	TM7 CA2	TM7 CA1	TM7 CA0

TM7CB: x'00FE48'

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TM7 CB15	TM7 CB14	TM7 CB13	TM7 CB12	TM7 CB11	TM7 CB10	TM7 CB9	TM7 CB8	TM7 CB7	TM7 CB6	TM7 CB5	TM7 CB4	TM7 CB3	TM7 CB2	TM7 CB1	TM7 CB0



TM7CA is captured on the rising edge of TM7IOA and TM7CB is captured on the falling edge of TM7IOA.

■ Interrupt Processing and Width Calculation

- (6) Execute interrupt processing. The interrupt processing specifies the interrupt group and vector, and clears IRFn.

Load the TM7CA value and TM7CB value during interrupt processing.

- (7) Calculate the width. Store the TM7CA value and TM7CB value to the data register and subtract TM7CA from TM7CB. Ignore C and V flags. The width is calculated correctly even though the TM7CA value is greater than the TM7CB value by setting TM7LP to 0. The following figure shows $000A - 0007 = 0003$ or 3 cycles.

The width is calculated by ignoring flags even though the TM7CA value is greater than the TM7CB value.




Figure 4-3-6 One-phase Capture Timing

4-3-5 Two-phase Capture Input Using 16-bit Timer

The two-phase capture input setup procedures for timer 6 and timer 7 are same except the up/down counting selection. In this example, timer 7 divides SYSCLK by 65536 and measures the width from positive edge of the TM7IOA input to the positive edge of TM7IOB input. An interrupt occurs on the capture B and the width is calculated by the instruction (TMnCB - TMnCA).



Use the MOV instruction to set the data and always use 16-bit write operations.

Stop TM7BC counting and initialize (clear) TM7BC and RS.F.F.

■ Interrupt Enable Setup

- (1) Enable interrupts. At the same time, clear all prior interrupt requests. Set G7LV[2:0] bits of the G7ICR to the interrupt level of 6 to 0, TM7BIR and TM7BIE to 0 and 1 respectively. For example, write x'4400' to the G7ICR register. Thereafter, an interrupt occurs when the timer 7 capture B occurs.

■ Timer 7 Setup

- (2) Set the operating mode to the timer 7 mode register (TM7MD). Verify that counting is stopped and an interrupt is disabled. Select up counting or down counting. Set TM7LP to 0 to count the loop of 0 to x'FFFF'. Select SYSCLK as the timer 7 clock source.

TM7MD: x'00FE40'

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TM7 EN	TM7N LD	—	—	TM7 UD1	TM7 UD0	TM7 TGE	TM7 ONE	TM7 MD1	TM7 MD0	TM7 ECLR	TM7 LP	TM7 ASEL	TM7 S2	TM7 S1	TM7 S0
0	0	—	—	0	0	0	0	1	1	0	0	0	0	1	1



TM7CA is captured on the rising edge of TM7IOA and TM7CB is captured on the rising edge of TM7IOB.

The setup steps after step (2) are the same as steps (3) to (7) in “4-3-4 One-phase Capture Input Using 16-bit Timer”. The Figure 4-3-7 shows 000A - 0007 = 0003 or 3 cycles.




Figure 4-3-7 Two-phase Capture Timing

4-3-6 Two-phase Encoder Input Using 16-bit Timer (4x)

The two-phase encoder input setup procedures for timer 6 and timer 7 are same. In this example, timer 7 inputs the two-phase encoder (4x) and counts up/down. An interrupt occurs when the TM7BC reaches the set value.



Use the MOV instruction to set the data and always use 16-bit write operations.

Stop TM7BC counting and initialize (clear) TM7BC and RS.F.F.

■ Interrupt Enable Setup

- (1) Enable interrupts. At the same time, clear all prior interrupt requests. Set G7LV[2:0] bits of the G7ICR to the interrupt level of 6 to 0, TM7BIR and TM7BIE to 0 and 1 respectively. For example, write x'4400' to the G7ICR register. Thereafter, an interrupt occurs when the timer 7 capture B occurs.

■ Timer 7 Setup

- (2) Set the operating mode to the timer 7 mode register (TM7MD). Verify that counting is stopped and an interrupt is disabled. Select up counting or down counting. Set TM7LP to 1 when TM7BC starts loop counting from the TM7CA value. Set TM7LP to 0 when TM7BC counts the loop of 0 to x'FFFF'. Select two-phase encoder (4x) as the timer 7 clock source.

TM7MD: x'00FE40'

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TM7 EN	TM7N LD	—	—	TM7 UD1	TM7 UD0	TM7 TGE	TM7 ONE	TM7 MD1	TM7 MD0	TM7 ECLR	TM7 LP	TM7 ASEL	TM7 S2	TM7 S1	TM7 S0
0	0	—	—	0	0	0	0	0	0	0	1	0	1	0	0

- (3) Set the timer 7 looping value (the valid range is 1 to x'FFFF'). When writing x'1FFF' to TM7CA, The TM7BC counts from 0 to x'1FFF'.

TM7CA: x'00FE44'

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TM7 CA15	TM7 CA14	TM7 CA13	TM7 CA12	TM7 CA11	TM7 CA10	TM7 CA9	TM7 CA8	TM7 CA7	TM7 CA6	TM7 CA5	TM7 CA4	TM7 CA3	TM7 CA2	TM7 CA1	TM7 CA0
0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1

Whenever the up or down counter reaches the TM7CA value, a compare/capture A interrupt occurs at the beginning of the next cycle.

- (4) Set the value for a timer 7 interrupt when the interrupt occurs at the TM7CB value. (The valid range is 0 to TM7CA.) When the up or down counter reaches this value, a compare/capture B interrupt occurs at the beginning of the next cycle. Set the value for timer 7 interrupt when the TM7BC counts from 0 to x'FFFF'. (The valid range is 0 to x'FFFF'.)
- (5) Set TM7NLD and TM7EN to 1 and 0 respectively. This enables TM7BC, T.F.F and RS.F.F. Do not change other bits of the TM7MD register.
- (6) Set both TM7NLD and TM7EN to 1. This starts timer 7. Counting starts at the beginning of the next cycle.

If this step is omitted, TM7BC may not count during the first cycle.

■ Interrupt Processing

- (6) Execute interrupt processing. The interrupt processing specifies the interrupt group and vector, and clears IRFn.

The following figure shows the count direction.




Figure 4-3-8 Two-phase Encoder Input Timing

4-3-7 One-shot Pulse Output Using 16-bit Timer

The one-shot pulse setup procedures for timer 6 and timer 7 are same. In this example, timer 7 generates a one-shot pulse. The pulse width is 2 cycles of SYSCLK.



Use the MOV instruction to set the data and always use 16-bit write operations.

Stop TM7BC counting and initialize (clear) TM7BC and RS.F.F.

■ Timer 7 Setup

- (1) Set the operating mode to the timer 7 mode register (TM7MD). Verify that counting is stopped and an interrupt is disabled. Select up counting. Select SYSCLK as the timer 7 clock source.

TM7MD: x'00FE40'

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TM7 EN	TM7N LD	—	—	TM7 UD1	TM7 UD0	TM7 TGE	TM7 ONE	TM7 MD1	TM7 MD0	TM7 ECLR	TM7 LP	TM7 ASEL	TM7 S2	TM7 S1	TM7 S0
0	0	—	—	0	0	0	1	0	0	0	1	0	0	1	1

- (2) Set the timer 7 pulse width to TM7CA. (The valid range is 1 to x'FFFF'.) Since the timer 7 pulse width is 2 cycles of SYSCLK, write '3' to TM7CA. TM7BC counts from 0 to 3, and TM7IOA outputs high while TM7BC counts from 2 to 3.

TM7CA: x'00FE44'

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TM7 CA15	TM7 CA14	TM7 CA13	TM7 CA12	TM7 CA11	TM7 CA10	TM7 CA9	TM7 CA8	TM7 CA7	TM7 CA6	TM7 CA5	TM7 CA4	TM7 CA3	TM7 CA2	TM7 CA1	TM7 CA0
0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1

- (3) Write '1' to TM7CB.

TM7CB: x'00FE48'

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TM7 CB15	TM7 CB14	TM7 CB13	TM7 CB12	TM7 CB11	TM7 CB10	TM7 CB9	TM7 CB8	TM7 CB7	TM7 CB6	TM7 CB5	TM7 CB4	TM7 CB3	TM7 CB2	TM7 CB1	TM7 CB0
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1

Do not output at the first one-shot pulse when TM7CB is set to '0'.

If this step is omitted, TM7BC may not count during the first cycle.

TM7EN is substitute for the BUSY flag for one-shot pulse.

- (4) Set TM7NLD and TM7EN to 1 and 0 respectively. This enables TM7BC, T.F.F and RS.F.F.
- (5) Set TM7EN to 1 when TM7IOB rises. Counting starts at the beginning of the next cycle after TM7IOB rises.

Figure 4-3-9 shows the one-shot pulse output timing. Set TM7EN on the falling edge of TM7IOB and start counting from the next cycle. Before counting starts, TM7BC is 0, the initial value of TM7IOA is 0, and a reset (R) signal and a set (S) signal cannot be output. When counting starts, TM7BC changes from 0 to 1 and the S signal is output. TM7IOA becomes 1 and the pulse is output. TM7BC reaches 3, TM7BC resets and changes from 3 to 0. At the same time, the R signal is output and TM7IOA outputs 0. Because TM7ONE is set to 1, the TM7EN flag is also reset and counting stops. When TM7IOB rises again, TM7EN is set and the same operation is repeated. As a result, the one-shot pulse is output.




Figure 4-3-9 One-shot Pulse Output Timing

4-3-8 External Count Direction Control Using 16-bit Timer

The external count direction control setup procedures for timer 6 and timer 7 are same. In this example, timer 7 counts SYSCLK and controls the counting direction using TM7IOA. An interrupt occurs when TM7BC reaches the set value.



Use the MOV instruction to set the data and always use 16-bit write operations.

Stop TM7BC counting and initialize (clear) TM7BC and RS.F.F.

■ Interrupt Enable Setup

- (1) Enable interrupts. At the same time, clear all prior interrupt requests. Set G7LV[2:0] bits of the G7ICR to the interrupt level of 6 to 0, TM7BIR and TM7BIE to 0 and 1 respectively. For example, write x'4400' to the G7ICR register. Thereafter, an interrupt occurs when the timer 7 capture B occurs.

■ Timer 7 Setup

- (2) Set the operating mode to the timer 7 mode register (TM7MD). Verify that counting is stopped and an interrupt is disabled. The count direction is up when TM7IOA pin is 1 while the count direction is down when TM7IOA is 0. Select SYSCLK as the timer 7 clock source.
- (3) Set the timer 7 looping value (the valid range is 1 to x'FFFF'). When writing x'1FFF' to TM7CA, The TM7BC counts from 0 to x'1FFF'. The up or down counter reaches the TM7CA value, a compare/capture A interrupt occurs at the beginning of the next cycle.

TM7MD: x'00FE40'

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TM7 EN	TM7N LD	—	—	TM7 UD1	TM7 UD0	TM7 TGE	TM7 ONE	TM7 MD1	TM7 MD0	TM7 ECLR	TM7 LP	TM7 ASEL	TM7 S2	TM7 S1	TM7 S0
0	0	—	—	1	0	0	0	0	0	0	1	0	0	1	1

- (4) Set the value for a timer 7 interrupt when the interrupt occurs at the TM7CB value. (The valid range is 0 to TM7CA.) When the up or down counter reaches this value, a compare/capture B interrupt occurs at the beginning of the next cycle. Set the value for timer 7 interrupt when the TM7BC counts from 0 to x'FFFF'. (The valid range is 0 to x'FFFF'.)

TM7CA: x'00FE44'

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TM7 CA15	TM7 CA14	TM7 CA13	TM7 CA12	TM7 CA11	TM7 CA10	TM7 CA9	TM7 CA8	TM7 CA7	TM7 CA6	TM7 CA5	TM7 CA4	TM7 CA3	TM7 CA2	TM7 CA1	TM7 CA0
0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1

- (5) Set TM7NLD and TM7EN to 1 and 0 respectively. This enables TM7BC, T.F.F and RS.F.F. Do not change other bits of the TM7MD register.
- (6) Set both TM7NLD and TM7EN to 1. This starts timer 7. Counting starts at the beginning of the next cycle.

If this step is omitted, TM7BC may not count during the first cycle.

■ Interrupt Processing

- (6) Execute interrupt processing. The interrupt processing specifies the interrupt group and vector, and clears IRFn. The following figure shows the count direction.

Timer 7 controls the count direction using TM7IOA or TM7IOB. The count direction becomes the opposite edge of the count edge (shown as ○ in Figure 4-3-10). Figure 4-3-10 shows the external count direction control timing and the example of becoming down counting from up counting and generating an interrupt.




Figure 4-3-10 External Count Direction Control Timing

4-3-9 External Reset Control Using 16-bit Timer

The external reset control setup procedures for timer 6 and timer 7 are same. In this example, timer 7 is reset by an external signal while counting up.



Use the MOV instruction to set the data and always use 16-bit write operations.

Stop TM7BC counting and initialize (clear) TM7BC and RS.F.F.

■ Timer 7 Setup

- (1) Set the operating mode to the timer 7 mode register (TM7MD). Verify that counting is stopped and an interrupt is disabled. Select up counting. Set TM7ECLR to 1 because TM7BC is reset by TM7IC pin asynchronously. Select SYSCLK as the timer 7 clock source.

TM7MD: x'00FE40'

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TM7EN	TM7NLD	—	—	TM7UD1	TM7UD0	TM7TGE	TM7ONE	TM7MD1	TM7MD0	TM7ECLR	TM7LP	TM7ASEL	TM7S2	TM7S1	TM7S0
0	0	—	—	0	0	0	0	0	0	1	1	0	0	1	1

- (2) Set the timer 7 looping value (the valid range is 1 to x'FFFF'). When writing x'1FFF' to TM7CA, The TM7BC counts from 0 to x'1FFF'.

TM7CA: x'00FE44'

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TM7CA15	TM7CA14	TM7CA13	TM7CA12	TM7CA11	TM7CA10	TM7CA9	TM7CA8	TM7CA7	TM7CA6	TM7CA5	TM7CA4	TM7CA3	TM7CA2	TM7CA1	TM7CA0
0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1

If this step is omitted, TM7BC may not count during the first cycle.

- (3) Set TM7NLD and TM7EN to 1 and 0 respectively. This enables TM7BC, T.F.F and RS.F.F. Do not change other bits of the TM7MD register.
- (4) Set both TM7NLD and TM7EN to 1. This starts timer 7. Counting starts at the beginning of the next cycle.

Thereafter, timer 7 is reset asynchronously when TM7IC is high. This allows external synchronization easily. It can be used to adjust the motor or to initialize the timer by hardware.




Figure 4-3-11 External Reset Control Timing

Chapter 5 Serial Interface

5

5-1 Serial Interface

5-1-1 Overview

This LSI series contains two serial interfaces. Each serial interface transmits and receives the data in the synchronous mode, asynchronous mode and I²C mode. The maximum baud speed in synchronous mode is SYSCLK/4. The maximum baud speed in asynchronous mode is 312,500 bps with a 20-MHz oscillator. (The baud speed can be set to 312,500 bps or more by changing the oscillation frequency.)




Figure 5-1-1 Serial Interface Configuration

Table 5-1-1 Serial Interface Features

	Synchronous Serial Interface	Asynchronous Serial Interface	I ² C
Parity	None, 0, 1, Even, Odd		—
Character Length	7-bit, 8-bit		8-bit
Bit Order	LSB first, MSB first	LSB	MSB
Clock Source	Timer 2/16 or Timer 3/16 External Clock Timer 2/2 (Ch0) Timer 3/2 (Ch1)	Timer 2/16 or Timer 3/16	Timer 2/16 or Timer 3/16
Max. Transfer Speed	2,500,000 bps (with a 20-MHz Oscillator)	312,500 bps (with a 20-MHz Oscillator)	100,000 bps
Error Detect	Parity Error Overrun Error	Parity Error Overrun Error Framing Error	Slave Response
Buffer	Independent Transmit/Receive buffer (Single Transmit Buffer, Double Receive)		←
Interrupt	Transmission End Interrupt, Reception End Interrupt		←

5-1-2 Control Registers

Three registers control the serial interface: serial control register (SCnCTR), serial transmit/receive register (SCnTRB) and serial status register (SCnSTR).

Table 5-1-2 List of Serial Interface Control registers

	Serial Interface 0	Serial Interface 1
Serial Control Register	Serial 0 Control Register (SC0CTR), x'00FD80'	Serial 1 Control Register (SC1CTR), x'00FD90'
Serial Transmit/Receive Register	Serial 0 Transmit/Receive Register (SC0TRB), x'00FD82'	Serial 1 Transmit/Receive Register (SC1TRB), x'00FD92'
Serial Status Register	Serial 0 Status Register (SC0STR), x'00FD83'	Serial 1 Status Register (SC1STR), x'00FD93'

The serial control register (SCnCTR) sets the operating conditions for serial interface. This register controls clock source selection, parity bit selection, protocol selection and transmit/receive enable.

The transmit data is written to the serial transmit/receive register (SCnTRB), while the receive data is written to the SCnTRB register. The transmission starts at the end of the first cycle or second cycle of the transfer clock (timer 2 underflow or timer 3 underflow) after the data is written to SCnTRB. The serial transmission is operated in double buffer mode. After the reception is completed, the data is set to the SCnTRB register. The receive data is loaded when an interrupt occurs or the SCnRXA flag of the SCnSTR register is 1.

The serial status register (SCnSTR) reads the status of error detection of serial interface. An overrun error occurs when the next data is received before the received data is loaded by SCnTRB. An error does not occur on the next cycle by reading the SCnTRB register. The overrun error data is updated when the last bit (the 7th bit or the 8th bit) of the data is received. A parity error occurs when the parity bit is 1 although it is supposed to 0, when the parity bit is 0 although it is supposed to 1, when the parity bit is odd although it is even and when the parity bit is even although it is supposed to set odd. The parity error data is updated when the parity bit is received. A framing error occurs when the stop bit is 0. The framing error data is updated when the stop bit is received. Figure 5-1-2 shows the timing when each bit of the serial status register (SCnSTR).

Ignore MSB (bit 7) in the 7-bit transmission.




Write the data to the serial transmit/receive register after verifying the data is not in transmission by checking the SCnTBSY of the SCnSTR register or a transmission end interrupt. The serial transmission may not occur if writing to the serial transmit/receive register during the transmission is operated.


The MSB (bit 7) becomes 0 in the 7-bit reception.

■ Asynchronous/Synchronous Timing

Transmission



Reception



■ I²C Timing




Figure 5-1-2 SCnSTR Change Timing

5-1-3 Serial Interface Connection

There are six serial interface connecting methods.

■ Asynchronous Mode

The serial interface can connect using either simplex transfer or duplex transfer mode.





Figure 5-1-3 Asynchronous Connection

■ Synchronous Mode

The serial interface can connect using either simplex transfer, duplex transfer or half-duplex transfer mode.



See “Chapter 7” for SBT port setup.

Figure 5-1-4 Synchronous Connection

When the data cannot be transmitted in half-duplex mode, both SBT pins become input so that they need pull-up resistors. The SBT pins connect a pull-up resistor externally or a built-in pull-up resistor by the PPLU register.

The I²C mode is used only as the master transmission/reception in the single master system. Because I²C mode do not control the protocol, setting the transfer baud rate and controlling the transfer start are required to function the slave transmission/reception.

■ I²C Mode

The serial interface can connect to the devices which can slave transmit and receive. The SBO pin and SBT pin connect pull-up resistors (externally or internally).




Figure 5-1-5 I²C Mode Connection

The acknowledge (ACK) bit is substituted for a parity bit. In the system requiring the ACK, fix the parity bit to 1 (SCnPTY[2:0] = 101) when this LSI master transmits the data. In that case, a parity error occurs when the ACK (low level) returns from the slave. Therefore, the parity bit of the SCnSTR register becomes 1 when the transmission is completed normally.

On the other hand, when this LSI master receives the data, fix the parity bit to 0 (SCnPTY[2:0] = 100) if the ACK returns from the slave and set the parity bit to 1 (SCnPTY[2:0] = 101) if the ACK does not return.

During I²C transmission/reception, the transmit state flag of the SCnSTR register shows the transmission/reception in progress.

■ Asynchronous Serial Transfer Speed

In asynchronous mode, set the serial transfer clock to 16 times of transfer baud rate. The following is the baud rate calculation.

$$\text{Baud Rate (bps)} = \text{OSCI, OSCO} \times 1/32 \times 1/\text{timer divisor}$$

The transmission is possible if the baud rate error is within 2 %. Table 5-1-3 to Table 5-1-10 show the baud rates with frequently used oscillators.

Table 5-1-3 Baud Rate Setup Example in Asynchronous Mode

External Oscillator at 20 MHz				
Baud Rate	Divisor	Real Time	Error	
1200	520 *	1201.92	0.16	
2400	260 *	2403.85	0.16	
4800	130	4807.69	0.16	
9600	65	9615.38	0.16	
19200	33	18939.39	-1.36	
28800	22	28409.09	-1.36	
31250	20	31250.00	0.00	
38400	16	39062.50	1.73	
48000	13	48076.92	0.16	
57600	11	56818.18	-1.36	
76800	8	78125.00	1.73	
153600	4	156250.00	1.73	
307200	2	312500.00	1.73	
312500	2	312500.00	0.00	(Max)

* : Available with Timer 0 in case of the divisor of 256 or greater.

Table 5-1-5 Baud Rate Setup Example in Asynchronous Mode

External Oscillator at 17.2032 MHz				
Baud Rate	Divisor	Real Time	Error	
1200	448 *	1200.00	0.00	
2400	224	2400.00	0.00	
4800	112	4800.00	0.00	
9600	56	9600.00	0.00	
19200	28	19200.00	0.00	
28800	19	28294.74	-1.75	
31250	17	31623.53	1.20	
38400	14	38400.00	0.00	
48000	11	48872.73	1.82	
57600	9	59733.33	3.70	
76800	7	76800.00	0.00	
153600	3	179200.00	16.67	
268800	2	268800.00	0.00	(Max)

* : Available with Timer 0 in case of the divisor of 256 or greater.

Table 5-1-7 Baud Rate Setup Example in Asynchronous Mode

External Oscillator at 14 MHz				
Baud Rate	Divisor	Real Time	Error	
1200	368 *	1188.86	-0.93	
2400	184	2377.72	-0.93	
4800	92	4755.43	-0.93	
9600	46	9510.87	-0.93	
19200	23	19021.74	-0.93	
28800	15	29166.67	1.27	
31250	14	31250.00	0.00	
38400	11	39772.73	3.57	
48000	9	48611.11	1.27	
57600	8	54687.50	-5.06	
76800	6	72916.67	-5.06	
153600	3	145833.33	-5.06	
218750	2	218750.00	0.00	(Max)

* : Available with Timer 0 in case of the divisor of 256 or greater.

Table 5-1-9 Baud Rate Setup Example in Asynchronous Mode

External Oscillator at 10 MHz				
Baud Rate	Divisor	Real Time	Error	
1200	260 *	1201.92	0.16	
2400	130	2403.85	0.16	
4800	65	4807.69	0.16	
9600	33	9469.70	-1.36	
19200	16	19531.25	1.73	
28800	11	28409.09	-1.36	
31250	10	31250.00	0.00	
38400	8	39062.50	1.73	
48000	7	44642.86	-6.99	
57600	5	62500.00	8.51	
76800	4	78125.00	1.73	
153600	2	156250.00	1.73	
156250	2	156250.00	0.00	(Max)

* : Available with Timer 0 in case of the divisor of 256 or greater.

Table 5-1-4 Baud Rate Setup Example in Asynchronous Mode

External Oscillator at 19.6608 MHz				
Baud Rate	Divisor	Real Time	Error	
1200	520 *	1181.54	-1.54	
2400	260 *	2363.08	-1.54	
4800	130	4726.15	-1.54	
9600	65	9452.31	-1.54	
19200	32	19200.00	0.00	
28800	21	29257.14	1.59	
31250	20	30720.00	-1.70	
38400	16	38400.00	0.00	
48000	13	47261.54	-1.54	
57600	11	55854.55	-3.03	
76800	8	76800.00	0.00	
153600	4	153600.00	0.00	
307200	2	307200.00	0.00	(Max)

* : Available with Timer 0 in case of the divisor of 256 or greater.

Table 5-1-6 Baud Rate Setup Example in Asynchronous Mode

External Oscillator at 16 MHz				
Baud Rate	Divisor	Real Time	Error	
1200	417 *	1199.04	-0.08	
2400	208	2403.85	0.16	
4800	104	4807.69	0.16	
9600	52	9615.38	0.16	
19200	26	19230.77	0.16	
28800	17	29411.76	2.12	
31250	16	31250.00	0.00	
38400	13	38461.54	0.16	
48000	10	50000.00	4.17	
57600	9	55555.56	-3.55	
76800	7	71428.57	-6.99	
153600	3	166666.67	8.51	
250000	2	250000.00	0.00	(Max)

* : Available with Timer 0 in case of the divisor of 256 or greater.

Table 5-1-8 Baud Rate Setup Example in Asynchronous Mode

External Oscillator at 12 MHz				
Baud Rate	Divisor	Real Time	Error	
1200	312 *	1201.92	0.16	
2400	156	2403.85	0.16	
4800	78	4807.69	0.16	
9600	39	9615.38	0.16	
19200	20	18750.00	-2.34	
28800	13	28846.15	0.16	
31250	12	31250.00	0.00	
38400	10	37500.00	-2.34	
48000	8	46875.00	-2.34	
57600	7	53571.43	-6.99	
76800	5	75000.00	-2.34	
153600	3	125000.00	-18.62	
187500	2	187500.00	0.00	(Max)

* : Available with Timer 0 in case of the divisor of 256 or greater.

Table 5-1-10 Baud Rate Setup Example in Asynchronous Mode

External Oscillator at 8 MHz				
Baud Rate	Divisor	Real Time	Error	
1200	208	1201.92	0.16	
2400	104	2403.85	0.16	
4800	52	4807.69	0.16	
9600	26	9615.38	0.16	
19200	13	19230.77	0.16	
28800	9	27777.78	-3.55	
31250	8	31250.00	0.00	
38400	7	35714.29	-6.99	
48000	5	50000.00	4.17	
57600	4	62500.00	8.51	
76800	3	83333.33	8.51	
125000	2	125000.00	0.00	(Max)

5-2 Serial Interface Setup Examples

5-2-1 Serial Transmission in Asynchronous Mode Using Timer 2

This section describes the example of serial interface 0 transmission in asynchronous mode with the following settings:

- 20 MHz oscillation
- Baud Rate = 9600 bps (SYSCLK/65 by timer 2)
- Bit Order: LSB
- 8-bit data transfer
- Two stop bits
- Odd parity

The next data is transmitted when a transmission end interrupt occurs.



Figure 5-2-1 Asynchronous Transmission Configuration



Setting timer is required during serial reception in asynchronous mode.

The transmission starts when the data is written to the SC0TRB register. The transmission starts synchronizing with timer 2 underflow. An interrupt occurs after the transmission is completed and the new data is written to the SC0TRB register during the interrupt service routine. The SC0TBSY flag of the SC0STR register polls if an interrupt does not occur.

The serial interface generates the serial transfer baud rate with timer 2 or timer 3 divided by 16. With a 20-MHz oscillator (SYSCLK is 10 MHz) and 9600 bps, $10\text{ MHz}/16/9600 = 65.10$

Therefore, set the timer 2 or timer 3 underflow to 65.

■ Pin Setup

Set P72 pin to data output of serial interface 0. [See Chapter 8 Ports]

■ Timer 2 Setup

- (1) Verify that counting is stopped with the timer 2 mode register (TM2MD).

TM2MD: x'00FE22'

7	6	5	4	3	2	1	0
TM2 EN	TM2 LD	—	—	—	—	TM2 S1	TM2 S0
0	0	—	—	—	—	1	1

This verification is unnecessary immediately after a reset.

- (2) Set the timer 2 divisor. Since the timer 2 divisor is SYSCLK/65, set the timer 2 base register (TM2BR) to 64. (The valid range is 1 to 255.)

TM2BR: x'00FE12'

7	6	5	4	3	2	1	0
TM2 BR7	TM2 BR6	TM2 BR5	TM2 BR4	TM2 BR3	TM2 BR2	TM2 BR1	TM2 BR0
0	1	0	0	0	0	0	0

- (3) Load the TM2BR value to TM2BC. To do this, set TM2LD and TM2EN to 1 and 0 respectively. At the same time, select the clock source.
- (4) Set both TM2LD and TM2EN to 0.
- (5) Set TM2LD and TM2EN to 0 and 1 respectively. This starts timer 2.



Do not change the clock source once you have selected it. Changing the clock source while controlling count operation will corrupt the binary counter value.

If this step is omitted, TM2BC may not count during the first cycle.

■ Serial Interface 0 Setup

- (6) Enable interrupts. At this point, clear all prior interrupt requests. Set the G3ICR register to the interrupt level (level 6 to 0), SC0TIR and SC0TIE to 0 and 1 respectively. For example, write the G3ICR register to x'4400'. Thereafter, a serial transmission end interrupt occurs when the data written to the serial transmit/receive register is transferred.

G3ICR: x'00FC46'

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
—	G3 LV2	G3 LV1	G3 LV0	SC0R IE	SC0T IE	TM2 IE	IRQ2 IE	SC0R IR	SC0T IR	TM2 IR	IRQ2 IR	SC0R ID	SC0T ID	TM2 ID	IRQ2 ID
0	1	0	0	0	1	0	0	0	0	0	0	0	0	0	0

- (7) Set the operating control conditions to the serial 0 control register (SC0CTR). Set asynchronous mode, LSB for bit order, timer 2/16, 8-bit data transfer, 2 stop bits and odd parity.

SC0CTR: x'00FD80'

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SC0TEN	SC0REN	SC0BRE	SC0I2CS	SC0PTL	—	SC0OD	SC0I2CM	SC0LN	SC0PTY2	SC0PTY1	SC0PTY0	SC0SB	SC0POD	SC0S1	SC0S0
1	1	0	0	0	—	0	0	1	1	1	1	1	0	0	1

- (8) Set the first data to be transferred to the serial 0 transmit/receive register (SC0TRB). When the data to be transferred is set to the SC0TRB register, the transmission starts synchronizing with timer 2. Execute the interrupt service routine and transfer the next data when an interrupt occurs.




Figure 5-2-2 Bit Transmission Timing in Asynchronous Mode

5-2-2 Serial Reception in Synchronous Mode Using Timer 2

This section describes the example of serial interface 0 reception in synchronous mode with the following settings:

- Bit Order: MSB
- 8-bit data transfer
- Even parity

The next data is read when a reception end interrupt occurs.

■ Pin Setup

Set P70 pin and P71 pin to serial clock input and data input of serial interface 0 respectively. [See Chapter 8 Ports]

■ Serial Interface 0 Setup

- (1) Set the operating control conditions to the serial 0 control register (SC0CTR). Set synchronous mode, MSB for bit order, the external clock source, 8-bit data transfer and even parity.

SC0CTR: x'00FD80'

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SC0TEN	SC0REN	SC0BRE	SC0I2CS	SC0PTL	—	SC0OD	SC0I2CM	SC0LN	SC0PTY2	SC0PTY1	SC0PTY0	SC0SB	SC0POD	SC0S1	SC0S0
1	1	0	0	1	—	1	0	1	1	1	0	0	0	0	0

- (2) Enable interrupts. At this point, clear all prior interrupt requests. Set the G3ICR register to the interrupt level (level 6 to 0), SC0RIR and SC0RIE to 0 and 1 respectively. For example, write the G3ICR register to x'4800'. Thereafter, a serial reception end interrupt occurs when the data is transferred to the serial transmit/receive register.

G3ICR: x'00FC46'

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
—	G3LV2	G3LV1	G3LV0	SC0RIE	SC0TIE	TM2IE	IRQ2IE	SC0RIR	SC0TIR	TM2IR	IRQ2IR	SC0RID	SC0TID	TM2ID	IRQ2ID
0	1	0	0	1	0	0	0	0	0	0	0	0	0	0	0

After specifying the interrupt group and vector, and clearing IRFn, program the interrupt service routine.

Thereafter, an interrupt occurs when the serial data is received.

5-2-3 Serial Transmission/Reception in I²C Mode Using Timer 3

This section describes the example of serial interface 0 transmission/reception in I²C mode explaining I²C start sequence transmission, data transmission, data reception and I²C stop sequence transmission in order.

■ Pin Setup

Set P70 pin and P72 pin to serial clock input and port input respectively. If P70 pin and P72 pin do not equip a pull-up resistor externally, set the pull-up resistor by the pull-up control register. [See Chapter 8 Ports]

When selecting P70 and P72 to I²C mode by the serial 0 control register, these pins becomes output mode. Therefore, they should be set to input when they are used as ports.

■ Serial Interface 0 Setup

<Initial Setup>

- (1) Set the operating conditions to the serial 0 control register (SC0CTR). In I²C mode, select open-drain, 8-bit data transfer, MSB as the bit order. In the system with the response from slave (ACK), set parity bit to 1. (In the system without ACK, select no parity.) Select timer 3 underflow/16 as the clock source.

In this example, select the slave response.

SC0CTR: x'00FD80'

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SC0TEN	SC0REN	SC0BRE	SC0I2CS	SC0PTL	—	SC0OD	SC0I2CM	SC0LN	SC0PTY2	SC0PTY1	SC0PTY0	SC0SB	SC0POD	SC0S1	SC0S0
1	1	0	0	1	—	1	1	1	1	0	1	0	1	1	1

Set both the transmission enable flag and the reception enable flag to 1.

<Start Sequence>

- (2) Set the I²C sequence output bit of the serial 0 control register (SC0CTR) to 1. This makes the SBO pin output low and generates the start sequence.

SC0CTR: x'00FD80'

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SC0TEN	SC0REN	SC0BRE	SC0I2CS	SC0PTL	—	SC0OD	SC0I2CM	SC0LN	SC0PTY2	SC0PTY1	SC0PTY0	SC0SB	SC0POD	SC0S1	SC0S0
1	1	0	1	1	—	1	1	1	1	0	1	0	1	1	1

<Data Transmission>

- (3) Load the data to the serial 0 transmit/receive register. This allows the data to output. The SBO pin output changes with 1/8 cycles delay of the falling edge of the SBT pin output.

After transmission, both SBO pin output and SBT pin output stay low.

An interrupt (a serial 0 transmission end interrupt or a serial 0 reception end interrupt) or polling the serial status register identifies the transmission end.

(Polling the reception state flag during I²C mode is prohibited.)

An interrupt (a serial 0 transmission end interrupt or a serial 0 reception end interrupt) or polling the serial status register identifies the reception end.

(Polling the reception state flag during I²C mode is prohibited.)

- (4) After transmission ends, read the dummy data of the serial 0 transmit/receive register (SC0TRB).
- (5) Read the serial 0 status register and verify the parity error. If a parity error occurs, the response is obtained from the slave correctly. If a parity error does not occur, the response is not obtained from the slave. (This step is not required in the system without ACK.)

When the data is transmitted continuously, repeat the steps (3) to (5).

<Data Reception>

- (6) Load the dummy data x'FF' to the serial 0 transmit/receive register (SC0TRB). This allows the SBO pin to output resistive high (because the SBO pin is an open-drain pin) and input low when the slave outputs low.
- (7) After reception ends, retrieve the received data by reading the serial 0 transmit/receive register (SC0TRB).

When the data is received continuously, repeat the steps (6) and (7).

<Stop Sequence>

- (8) Set the I²C sequence output bit of the serial 0 control register (SC0CTR) to 0. This makes the SBT pin output high and generates the stop sequence.

SC0CTR: x'00FD80'

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SC0TEN	SC0REN	SC0BRE	SC0I2CS	SC0PTL	—	SC0OD	SC0I2CM	SC0LN	SC0PTY2	SC0PTY1	SC0PTY0	SC0SB	SC0POD	SC0S1	SC0S0
1	1	0	0	1	—	1	1	1	1	0	1	0	1	0	1

- (9) Disable the reception enable flag once immediately after the stop sequence is generated.




Figure 5-2-3 Transmission/Reception in I²C Mode

Chapter 6 Analog Interface

6

6-1 Analog Interface

6-1-1 Overview

This LSI series contains a 8-bit charge redistribution A/D converter. The A/D converter supports digital signal processing in the voice and audio frequency ranges with a 8-bit resolution, a maximum conversion frequency of 208 kHz (4.8 μ s per channel with a 20-MHz oscillator) and a low current.




Figure 6-1-1 Analog Interface Configuration

■ Notices When Using A/D Converter

- (1) Set the impedance of the analog signal for A/D conversion to 8 k Ω or less.
- (2) Connect the A/D input pin to the condenser of 2000 pF or more to control the voltage change of the A/D input pin if the impedance of the analog signal cannot be set to 8 k Ω or less.
- (3) To prevent the power potential fluctuation, do not change the chip output level from high level to low level or vice verse, or do not switch the peripheral load circuit on/off during A/D conversion.




Table 6-1-2 A/D Converter Functions

Feature	Description
S/H	Built-in
Conversion Resolution	8-bit ± 3 LSB (AN3 to AN0) 8-bit ± 4 LSB (AN7 to AN4) The A/D converter converts the voltage between VDD and Vss divided into 256 and this converted result is stored in AN7BUF to AN0BUF.
Conversion Time	4.8 μ s or more per channel (sample time of 400 ns with a 20-MHz oscillator)
Clock Source	Internal System Clock SYSCLK divided by 1, 2, 4, 8
Operating Mode	30 operating modes: Single conversion of single channel (channel 0 to channel 7) Single conversion of multiple channels (channel 0 to channel 1, channel 0 to channel 2, channel 0 to channel 3, channel 0 to channel 4, channel 0 to channel 5, channel 0 to channel 6, channel 0 to channel 7) Continuous conversion of single channel (channel 0 to channel 7) Continuous conversion of multiple channels (channel 0 to channel 1, channel 0 to channel 2, channel 0 to channel 3, channel 0 to channel 4, channel 0 to channel 5, channel 0 to channel 6, channel 0 to channel 7)
Conversion Start	Timer 1 underflow or register setting
Interrupt	An interrupt occurs each time the conversion sequence ends.

“Ch” stands for channel. ANn pin corresponds to the channel number. For example, the AN3 pin corresponds to channel 3.

■ Selecting the A/D Converter Clock Source

The A/D converter clock source is selected to SYSCLK, SYSCLK/2, SYSCLK/4 or SYSCLK/8 as the conversion time is 4.8 μ s or more. Select the A/D converter clock source as follows:

$$\text{SYSCLK frequency/divisor} \leq 5 \text{ MHz}$$

For example, select the A/D converter clock source as SYSCLK/4 (the conversion speed of 4.8 μ s) or SYSCLK/8 (the conversion time of 9.6 μ s) with a 20-MHz oscillator. Select SYSCLK/2, SYSCLK/4 or SYSCLK/8 with a 10-MHz oscillator. Select SYSCLK, SYSCLK/2, SYSCLK/4, SYSCLK/8 with a 5-MHz oscillator or less. The conversion time is 12 cycles of the A/D converter clock source as Figure 6-1-2 shows. For example, the conversion time is calculated as follows when SYSCLK/4 is selected.

$$[\text{SYSCLK cycle (s)} \times 4 \text{ (divisor)} \times 12 \text{ (cycle)}]$$




Figure 6-1-2 A/D Conversion Timing

The input current is run to the standard voltage only during conversion. Therefore, the on/off control of input current to the voltage is not required.

■ One Channel/Single Conversion

The A/D converter converts one A/D input signal of 1 channel once. An interrupt occurs as soon as the conversion ends. Set the channel to be converted to AN1CH[2:0] bits. Set the ANTM1 flag and the ANEN flag to 0 and 1 respectively when the conversion starts using the ANEN flag. The ANEN flag becomes 1 during the conversion and 0 when the conversion ends.



Figure 6-1-3 One Channel/Single Conversion Timing

■ Multiple Channels/Single Conversion

The A/D converter converts A/D input signals of continuous channels from channel 0 once. An interrupt occurs as soon as the conversion for all channels ends. Set AN1CH[2:0] bits to channel 0 and the ANNCH flag to the last channel to be converted. Set the ANTM1 flag and the ANEN flag to 0 and 1 respectively when the conversion starts using the ANEN flag. The ANEN flag becomes 1 during the conversion and 0 when the conversion sequence ends. In addition, the AN1CH[2:0] bits are set to the channel number during the conversion and channel 0 after the conversion sequence ends.




Figure 6-1-4 Multiple Channels/Single Conversion Timing

■ One Channel/Continuous Conversion

The A/D converter converts one A/D input signal continuously. An interrupt occurs each time the conversion ends. Set AN1CH[2:0] bits to the channel number to be converted. Set the ANTM1 flag and the ANEN flag to 0 and 1 respectively when the conversion starts using the ANEN flag. Setting the ANEN flag to 0 ends the conversion forcibly.




Figure 6-1-5 One Channel/Continuous Conversion Timing

■ Multiple Channels/Continuous Conversion

The A/D converter converts A/D input signals of continuous channels from channel 0 continuously. An interrupt occurs each time the continuous conversion ends. Set AN1CH[2:0] bits to channel 0 and the ANNCH flag to the last channel to be converted. (The conversion starts from channel 0.) Set the ANTM1 flag and the ANEN flag to 0 and 1 respectively when the conversion starts using the ANEN flag. The ANEN flag becomes 1 during the conversion and 0 when the conversion sequence ends. Setting the ANEN flag to 0 ends the conversion forcibly. The AN1CH[2:0] bits are set to the channel number during the conversion and channel 0 after the conversion sequence ends.




Figure 6-1-5 Multiple Channels/Continuous Conversion Timing




Figure 6-1-7 Analog Interface Block Diagram

6-1-2 Control Registers

The A/D converter contains the A/D conversion control register (ANCTR) and the A/D conversion data buffers (ANnBUF) corresponding to channel 7 to channel 0 (AN7 pin to AN0 pin).

Table 6-1-2 List of A/D Conversion Control Registers

Control Register	A/D Conversion Control Register (ANCTR), x'00FDA0'	
Data Buffers	A/D0 Conversion Data Buffer (AN0BUF), x'00FDA8'	A/D4 Conversion Data Buffer (AN4BUF), x'00FDAC8'
	A/D1 Conversion Data Buffer (AN1BUF), x'00FDA9'	A/D5 Conversion Data Buffer (AN5BUF), x'00FDAD'
	A/D2 Conversion Data Buffer (AN2BUF), x'00FDAA'	A/D6 Conversion Data Buffer (AN6BUF), x'00FDAE'
	A/D3 Conversion Data Buffer (AN3BUF), x'00FDAB'	A/D7 Conversion Data Buffer (AN7BUF), x'00FDAF'

The A/D conversion control register (ANCTR) sets the A/D conversion operating conditions.

The A/D conversion results for channel 7 to channel 0 are input to the A/D conversion data buffers (ANnBUF).

6-2 Analog Interface Setup Examples

6-2-1 One Channel A/D Conversion Using AN2 Pin

This section describes the one channel A/D conversion setup by software. The AN2 pin inputs the analog voltage (0 V to 5 V) and obtains the A/D conversion result.




Figure 6-2-1 One Channel A/D Conversion

■ Pin Setup

- (1) Set AN2 pin (P96) of the port 9 to input (P9DIR6 = '0').

■ A/D Conversion Control Register Setup

- (2) Set the operating conditions to the A/D conversion control register (ANCTR). Set ANMD to 1ch/single conversion and select the clock source to SYSCLK/4 (10 MHz/4 with a 20-MHz oscillator). Set ANEN to '0' and AN1CH[2:0] to the channel number to be converted.

ANNCH[2:0] are ignored.

ANCTR: x'00FDA0'

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
—	AN NCH2	AN NCH1	AN NCH0	—	AN 1CH2	AN 1CH1	AN 1CH0	AN EN	AN TM1	—	—	AN CK1	AN CK0	AN MD1	AN MD0
—	0	0	0	—	0	1	0	0	0	—	—	1	0	0	0

- (3) Set the ANEN flag to '1' to start the conversion. Conversion starts on the falling edge of the A/D conversion clock source after ANEN is set to 1. The conversion time is 12 cycles of the A/D conversion clock source (4.8 μ s, 4.8 μ s to 5.2 μ s after ANEN is set).
- (4) Wait for the conversion to end. Set the ANEN flag to 1 during the conversion and 0 after the conversion ends. The program waits until the ANEN flag is cleared to 0.
- (5) Read the A/D 2 conversion data buffer (AN2BUF). The converter divides 0 V to 5 V into 256 and the conversion result is the value from 0 to 255.

Set the ANEN flag to 1 when starting the conversion by software.

The CPU can read the conversion result by generating an interrupt. In this case, the CPU does not need to wait until the ANEN flag is set because an interrupt occurs after the conversion result is stored in AN2BUF.

AN2BUF: x'00FDAA'

7	6	5	4	3	2	1	0
AN2 BUF7	AN2 BUF6	AN2 BUF5	AN2 BUF4	AN2 BUF3	AN2 BUF2	AN2 BUF1	AN2 BUF0

6-2-2 Multiple Channels A/D Conversion Using AN2 to AN0 pins

The AN2, AN1 and AN0 pins input the analog voltage of 0 V to 5 V and obtains the A/D conversion results. The converter performs periodically using timer 1.




Figure 6-2-2 Multiple Channel A/D Conversion

- A/D Conversion Control Register Setup
- (2) Set the operating conditions to the A/D conversion control register (ANCTR). Set ANMD to multiple channel/single conversion and select the ANCK[1:0] bits to SYSCLK/4 (10 MHz/4 with a 20-MHz oscillator). Set ANEN and ANTM1 to '0' and '1' respectively. Set AN1CH[2:0] to the first channel number to be converted (channel 0) and ANNCH[2:0] to the last channel number to be converted (channel 2).

ANCTR: x'00FDA0'

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
—	AN NCH2	AN NCH1	AN NCH0	—	AN 1CH2	AN 1CH1	AN 1CH0	AN EN	AN TM1	—	—	AN CK1	AN CK0	AN MD1	AN MD0
—	0	1	0	—	0	0	0	0	1	—	—	1	0	0	1

■ Timer 1 Setup

- (2) Set the timer 1 divisor. Since timer 1 divides SYSCLK by 256, set the timer 1 base register (TM1BR) to 255. (The valid range for TM1BR is 1 to 255.)

TM1BR: x'00FE11'

7	6	5	4	3	2	1	0
TM1 BR7	TM1 BR6	TM1 BR5	TM1 BR4	TM1 BR3	TM1 BR2	TM1 BR1	TM1 BR0
1	1	1	1	1	1	1	1


- (3) Load the TM1BR value to TM1BC. To do this, set TM1LD and TM1EN to 1 and 0 respectively. At the same time, select the clock source.

TM1MD: x'00FE21'

7	6	5	4	3	2	1	0
TM1 EN	TM1 LD	—	—	—	—	TM1 S1	TM1 S0
0	1	—	—	—	—	1	0

- (4) Set both TM1LD and TM1EN of the TM1MD register to 0.
- (5) Set TM1LD and TM1EN to 0 and 1 respectively. This starts timer 1. Counting starts at the beginning of the next cycle.

When the timer 1 binary counter (TM1BC) reaches 0 and loads the value of 255 from the timer 1 base register (TM1BR), a timer 1 underflow interrupt request occurs. The A/D converter converts each AN2, AN1, and AN0 once when timer 1 underflows.



**Figure 6-2-3 A/D Conversion Timing
(Single Conversion of Channel 2 to Channel 0)**

Do not change the clock source after this step. Changing the clock source while controlling count operation will corrupt the binary counter value.

If this setting is omitted, the timer 1 binary counter may not start at the first cycle.

The periodical conversion saves the power consumption compared to the continuous conversion.

7-1 ATC

7-1-1 Overview

This series contains an Auto Transfer Control (ATC) which activates by an interrupt request. This series can transfer the data of serial interface 0 and internal RAM speedily without using the CPU.

Table 7-1-1 ATC Functions

Start	A serial 0 transmission end interrupt or serial 0 reception end interrupt
Transfer Direction	Internal RAM → Serial 0 Transmit/Receive Buffer (SC0TRB) → Internal RAM
Transfer Mode	The address for Internal RAM is x'00E000' to x'00E3FF' (1 kbyte) * One-word Transfer
Transfer End	Internal RAM Address Setting
Transfer Unit	Byte
Transfer Speed	600 ns / byte (with a 20-MHz Oscillator)
Transfer Addressing	Increment



The following is four serial interface 0 modes that the ATC can operate.

1. Synchronous Transmission Internal Clock Master (when this LSI series generates the synchronous clock)
2. Synchronous Reception External Clock Master (when this LSI series receives the synchronous clock externally)
3. Asynchronous Transmission
4. Asynchronous Reception

* Setting bi-direction of transmission and reception does not allow.




Figure 7-1-1 ATC Operations

7-1-2 Control Registers

The ATC contains the ATC control register (ATCCTR) and the ATC binary counter (ATCBC).

Table 7-1-2 List of ATC Control Registers

Control Register	ATC Control Register (ATCCTR), x'00FD10'
Counter	ATC Binary Counter (ATCBC), x'00FD12'

Set the value of the internal RAM address for ATC end greater than the value of the ATCBC counter.

The ATC control register (ATCCTR) sets the transfer direction, the internal RAM address for the ATC end and ATC enable. In addition, the ATC monitors the overrun error (*) generation.

Overrun Error *

An overrun error occurs when a next serial 0 reception end interrupt occurs before the ATC operation is completed after the serial 0 reception end interrupt occurred during the serial 0 reception (ATCDIR = '0'). When this error occurs, setting bit 14 (OVREF) of the ATCCTR register to 1 as well as negating bit 15 (ATCEN) ends the ATC operation forcibly. At this point, the data stored in the address which subtracted by 1 from the internal RAM address the ATCBC counter shows is invalid. (No data is stored in the address the ATCBC counter shows.)

First, the ATC binary counter (ATCBC) sets the start address of internal RAM. Next the ATCBC counter shows the RAM address to write (or read) during ATC operation.



The internal RAM area where the ATC can transfer the data is 1 k byte of x'00E000' to x'00E3FF'. The upper 14 bits are fixed at '00000000111000'. Therefore, the lower 10 bits are read when the ATCBC counter is read. The address in the ATCCTR register or the ATCBC counter is set to only lower 10 bits.

7-2 ATC Setup Examples

7-2-1 Serial Reception

The ATC transfers the serial transmit/receive buffer contents to internal RAM automatically after the serial reception is completed. The ATC generates an ATC transfer end interrupt after the ATC transfers 5 times, and starts software processing. The start address of the ATC destination is x'00E0A0'.

■ Serial Interface 0 Setup

(1) Enable an ATC transfer end interrupt.

G6ICR: x'00FC40'

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
—	G6 LV2	G6 LV1	G6 LV0	ATC IE	TM6B IE	TM6A IE	TM6U IE	ATC IR	TM6B IR	TM6A IR	TM6U IR	ATC ID	TM6B ID	TM6A ID	TM6U ID
—	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0

When a serial reception end interrupt is enabled, a serial reception end interrupt occurs each time the 1-word transfer ends.

■ ATC Setup

(2) Set the lower 10 bits of the internal RAM start address for ATC destination to the ATC binary counter (ATCBC).

ATCBC: x'00FD12'

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
—	—	—	—	—	—	ATCBC	ATCBC	ATCBC	ATCBC	ATCBC	ATCBC	ATCBC	ATCBC	ATCBC	ATCBC
—	—	—	—	—	—	9	8	7	6	8	4	3	2	1	0
						0	0	1	0	1	0	0	0	0	0

(3) Set the internal RAM end address (x'00E0A4') and the transfer direction (serial → internal RAM) and clear the overrun error flag.

ATCCTR: x'00FD10'

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ATC EN	OVR EF	—	ATC DIR	—	—	ATC END9	ATC END8	ATC END7	ATC END6	ATC END5	ATC END4	ATC END3	ATC END2	ATC END1	ATC END0
0	0		0			0	0	1	0	1	0	0	1	0	0

(4) Set ATCEN to enable. Keep the same setting as step (3).

ATCCTR: x'00FD10'

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ATC EN	OVR EF	—	ATC DIR	—	—	ATC END9	ATC END8	ATC END7	ATC END6	ATC END5	ATC END4	ATC END3	ATC END2	ATC END1	ATC END0
1	0		0			0	0	1	0	1	0	0	1	0	0

- (5) Set the mode of serial interface 0. See “5-2 Serial Interface Setup Examples” for detail.

With the above setting, when the serial reception is completed, the ATC transfer the received data to memory automatically. When the ATC transfers repeatedly until the set number of operation is reached, an ATC transfer end interrupt occurs and the ATC transfer end interrupt service routine is executed.




Figure 7-2-1 Serial Reception Data Transfer




Figure 7-2-2 Last Data Transfer Timing

8-1 Ports

8-1-1 Overview

This LSI series contains ten I/O ports. Of ports 0 to 5, port 8 and port 9 are 8 bits. Port 7 and port A are 6 bits. Port 6 is 4 bits. All ports are bidirectional. Port 0 and Port 1 control the I/O direction in 8-bit unit. Port 2 controls the I/O direction in 4-bit unit while ports 3 to A control the I/O direction in bit unit.

Table 8-1-1 Port Functions (1 of 8)


Port	Pin (Shared Pin)	Function
Port 0	P07 to P00 (D07 to D00) (AD07 to AD00)	Port 0 is used as the port 0 general-purpose port, data (address/data separated) input/output, or address/data (address/data shared) input/output. At reset, this port operates as a general-purpose port input during other modes except processor mode and as D07 to D00 (AD07 to AD00) pins during processor mode. However, this port operates as a general-purpose port during processor mode when 8-bit bus width is selected for all spaces in address/data separated mode. The mode for port 0 is selected in 8-bit unit. During processor mode (without 8-bit bus width setting for all spaces), P0MD is invalid. During memory expansion mode, set P0MD and P0DIR to 1 and 0 respectively.  The diagram illustrates the internal logic of Port 0. It shows a 2-to-1 multiplexer (MUX) with inputs 0 and 1. Input 0 is connected to the P0OUT7 to 0 bus, and input 1 is connected to the P0IN7 to 0 bus. The MUX output is connected to the P07 to 00 (D07 to 00) (AD07 to 00) pins. The diagram also shows the Address/Data Output Control (Bus Controller) and the Data Input (Bus Controller) signals. The P0DIR0 pin is connected to the MUX control input. The P0MD0 pin is connected to the MUX control input. The DLP pin is connected to the MUX control input. The diagram shows the internal logic of the port, including the MUX, the bus controller, and the data input/output paths.

Table 8-1-1 Port Functions (2 of 8)

Port	Pin (Shared Pin)	Function
Port 1	P17 to P10 (D15 to D08) (AD15 to AD08)	Port 1 is used as the port 1 general-purpose port, data (address/data separated) input/output, or address/data (address/data shared) input/output. At reset, this port operates as a general-purpose port input during other modes except processor mode and as D15 to D08 (AD15 to AD08) pins during processor mode. The mode for port 1 (either port, data or address/data mode) is selected in 8-bit unit. During processor mode (without 8-bit bus width setting for all spaces), P1MD is invalid. During memory expansion mode, set P1MD and P1DIR to 1 and 0 respectively.
Port 2	P27 to P20 (A07 to A00)	Port 2 is used as the port 2 general-purpose port or address output. At reset, this port operates as a general-purpose port input during other modes except processor mode and as A07 to A00 pins during processor mode. During processor mode, P2MD is invalid. See “2-2-1 Memory Expansion Mode (Address/Data Separated Mode)” and “2-2-3 Memory Expansion Mode (Address/Data Shared Mode)” for port setting during memory expansion mode.

Table 8-1-1 Port Functions (3 of 8)

Port	Pin (Shared Pin)	Function
Port 3	P37 to P30 (A15 to A08)	Port 3 is used as the port 3 general-purpose port or address output. At reset, this port operates as a general-purpose port input during other modes except processor mode and as A15 to A08 pins during processor mode. During processor mode, P3MD is invalid. See “2-2-1 Memory Expansion Mode (Address/Data Separated Mode)” and “2-2-3 Memory Expansion Mode (Address/Data Shared Mode)” for port setting during memory expansion mode.
Port 4	P43 to P40 (A19 to A16) P45 to P44 (A21 to A20, AN5 to AN4) P46 (A22, AN6, STOP) P47 (A23, AN7, WDOUT)	Port 4 is used as the port 4 general-purpose port, address output, A/D converter input pin or CPU status signal pin. At reset, this port operates as a general-purpose port input during other modes except processor mode and as A21 to A16 pins (P47 and P46 operate as general-purpose input) during processor mode. During processor mode, P4MD of P45 to P40 is invalid. See “2-2-1 Memory Expansion Mode (Address/Data Separated Mode)” and “2-2-3 Memory Expansion Mode (Address/Data Shared Mode)” for port setting during memory expansion mode.

Table 8-1-1 Port Functions (4 of 8)

Port	Pin (Shared Pin)	Function
Port 4		The diagram illustrates the internal circuitry for Port 4 functions. It shows two configurations: a 4-bit port (top) and a 6-bit port (bottom). Both configurations include inputs for Address/High Priority (AHP), Address/Data Output Control (Bus Controller), direction control (P4DIR), mode control (P4MD), output control (P4OUT), Address, input control (P4IN), and a connection to the A/D Converter. The circuitry uses multiplexers (MUX) to route signals between these inputs and the port pins. The top diagram shows a 2-to-1 MUX with inputs 0 and 1. The bottom diagram shows a 2-to-1 MUX with inputs A, B, and (A, B). The output of the MUX is connected to the port pins, which are labeled as P45 to 44 (A21 to 20) and P47 to 46 (A23 to 22) for the 6-bit port.

Table 8-1-1 Port Functions (5 of 8)



Port	Pin (Shared Pin)	Function
Port 5	P57 to P50 (/WORD, /BSTRE, ALE, /ALE, /BRACK, /BREQ, /CS3 to /CS0)	Port 5 is used as the port 5 general-purpose port or external memory interface signals pins (/WORD, /BSTRE, ALE, /ALE, /BRACK, /BREQ, /CS3 to /CS0). At reset, this port operates as a general-purpose port input during other modes except processor mode while P56, P53 to P50 pins operate as /BSTRE, ALE, /ALE, /BRACK, /BREQ, /CS3 to /CS0 pins during processor mode. During processor mode, P5MD6, P5MD3 to P5MD0 are invalid.  The diagram illustrates the internal circuitry of Port 5. It shows a 2-to-1 multiplexer (MUX) with inputs 0 and 1. Input 0 is connected to the output of a 3-to-1 multiplexer that selects between P5MD6 to 0, P5OUT7 to 0, and P5IN7 to 0. Input 1 is connected to the output of a 3-to-1 multiplexer that selects between BIFP1 to 0, External memory Interface Signal Output Control (Bus Controller), and P5DIR7 to 0. The output of the 2-to-1 MUX is connected to the pin P57 to 50. A pull-up resistor is connected to the pin. A note indicates that P57, P55, and P54 do not contain pull-up resistors. Another note states that P57 does not have a MUX. The pin is also connected to the output of a 3-to-1 multiplexer that selects between (WORD, BREQ) (Bus Controller), P57 to 50, and P57 to 50 (WORD, CS3 to 0, BSTRE/ALE/ALE).
Port 6	P63 to P60 (/WEL, /WEH, /RE, WAIT)	Port 6 is used as the port 6 general-purpose port or external memory interface signals pins (WAIT, /RE, /WEH, /WEL). At reset, this port operates as a general-purpose port input during other modes except processor mode while P63 to P61 pins operate as /WEH, /WEL and /RE pins during processor mode. During processor mode, P6MD3 to P6MD1 are invalid.  The diagram illustrates the internal circuitry of Port 6. It shows a 2-to-1 multiplexer (MUX) with inputs 0 and 1. Input 0 is connected to the output of a 3-to-1 multiplexer that selects between P6MD3 to 0, P6OUT3 to 0, and P6IN3 to 0. Input 1 is connected to the output of a 3-to-1 multiplexer that selects between BIFP0, WAITP, External memory Interface Signal Output Control (Bus Controller), and P6DIR3 to 0. The output of the 2-to-1 MUX is connected to the pin P63 to 60. A pull-up resistor is connected to the pin. A note indicates that P60 does not have a MUX. The pin is also connected to the output of a 3-to-1 multiplexer that selects between WAIT (Bus Controller), P63 to 60, and P63 to 60 (WEH, WEL, RE, WAIT).

Table 8-1-1 Port Functions (6 of 8)

Port	Pin (Shared Pin)	Function
Port 7	P75 (SBO1) P74 (SBI1) P73 (SBT1) P72 (SBO0) P71 (SBI0) P70 (SBT0)	Port 7 is used as the port 7 general-purpose port or serial interface signal pins. At reset, this port operates as a general-purpose port input.

Table 8-1-1 Port Functions (7 of 8)

Port	Pin (Shared Pin)	Function
Port 8	P87 (TM6IOB) P86 (TM6IOA) P85 to P80 (TM5IO to TM0IO)	Port 8 is used as the port 8 general-purpose port or timer input/output pins (TM0IO to TM5IO, TM6IOA, TM6IOB). At reset, this port operates as a general-purpose port input.
Port 9	P97 to P94 (AN3 to AN0) P93 (TM7IC) P92 (TM7IOB) P91 (TM7IOA) P90 (TM6IC)	Port 9 is used as the port 9 general-purpose port, timer input/output pins or A/D converter input pins (AN3 to AN0, TM7IC, TM7IOB, TM7IOA, TM6IC). At reset, this port operates as a general-purpose port input.

Table 8-1-1 Port Functions (8 of 8)

Port	Pin (Shared Pin)	Function
Port A	PA5 (ADSEP) PA4 to PA0 (IRQ4 to IRQ0)	Port A is used as the port A general-purpose port or interrupt related signal pins (ADSEP, IRQ4 to IRQ0). At reset, this port operates as a general-purpose port input. This port can read the level of /NMI pin by operating as the port input pin (PAIN6), and verify an error due to chattering using software. PA4P, PA3P, PA2P, PA1P, PA0P PADIR5 to 0 PAOUT5 to 0 PAIN5 to 0 (IRQ4 to 0) ADSEP PAIN6 NMI PA4 does not have a pull-up resistor. PA5 (ADSEP) PA4 to 0 (IRQ4 to 0)

8-1-2 Control Registers

This section describes the port control registers.

Table 8-1-2 List of Port Control Registers

Port 0	Port 0 Output Register Port 0 Input Register Port 0 Input/Output Control Register Port 0 Output Mode Register	P0OUT P0IN P0DIR P0MD	x'00FFC0' x'00FFD0' x'00FFE0' x'00FFF0'
Port 1	Port 1 Output Register Port 1 Input Register Port 1 Input/Output Control Register Port 1 Output Mode Register	P1OUT P1IN P1DIR P1MD	x'00FFC1' x'00FFD1' x'00FFE1' x'00FFF1'
Port 2	Port 2 Output Register Port 2 Input Register Port 2 Input/Output Control Register Port 2 Output Mode Register	P2OUT P2IN P2DIR P2MD	x'00FFC2' x'00FFD2' x'00FFE2' x'00FFF2'
Port 3	Port 3 Output Register Port 3 Input Register Port 3 Input/Output Control Register Port 3 Output Mode Register	P3OUT P3IN P3DIR P3MD	x'00FFC3' x'00FFD3' x'00FFE3' x'00FFF3'
Port 4	Port 4 Output Register Port 4 Input Register Port 4 Input/Output Control Register Port 4 Output Mode Register	P4OUT P4IN P4DIR P4MD	x'00FFC4' x'00FFD4' x'00FFE4' x'00FFF4'
Port 5	Port 5 Output Register Port 5 Input Register Port 5 Input/Output Control Register Port 5 Output Mode Register	P5OUT P5IN P5DIR P5MD	x'00FFC5' x'00FFD5' x'00FFE5' x'00FFF5'
Port 6	Port 6 Output Register Port 6 Input Register Port 6 Input/Output Control Register Port 6 Output Mode Register	P6OUT P6IN P6DIR P6MD	x'00FFC6' x'00FFD6' x'00FFE6' x'00FFF6'
Port 7	Port 7 Output Register Port 7 Input Register Port 7 Input/Output Control Register Port 7 Output Mode Register	P7OUT P7IN P7DIR P7MD	x'00FFC7' x'00FFD7' x'00FFE7' x'00FFF7'

Port 8	Port 8 Output Register Port 8 Input Register Port 8 Input/Output Control Register Port 8 Output Mode Register	P8OUT P8IN P8DIR P8MD	x'00FFC8' x'00FFD8' x'00FFE8' x'00FFF8'
Port 9	Port 9 Output Register Port 9 Input Register Port 9 Input/Output Control Register Port 9 Output Mode Register	P9OUT P9IN P9DIR P9MD	x'00FFC9' x'00FFD9' x'00FFE9' x'00FFF9'
Port A	Port A Output Register Port A Input Register Port A Input/Output Control Register	PAOUT PAIN PADIR	x'00FFCA' x'00FFDA' x'00FFEA'
Other	Port Pull-up Control Register Word Data Byte Swap Register Pointer Data Byte Swap Register L Pointer Data Byte Swap Register H Long-word data Byte Swap Register L Long-word data Byte Swap Register H	PPLU WBSWP PBSWPL PBSWPH LBSWPL LBSWPH	x'00FFB0' x'00FFA0' x'00FFA2' x'00FFA4' x'00FFA6' x'00FFA8'

The pullup resistor is approximately 30 kΩ. See the product specifications for the exact value.

The port output register (PnOUT) sets the data to be output. The port input register (PnIN) reads the pin values. The port input/output control register (PnDIR) sets the input or output of all bits or each bit. The output mode register (PnMD) selects the port output. The port pull-up control register (PPLU) selects on/off of each pin.

■ P07 to P00 Pins

Selection	P0DIR0	P0MD0	Description
Port Input	0	0	Select the port input or the port output only when 8-bit bus width for all spaces is selected during single-chip mode or address/data separated mode (the word pin is high and all 8th bits of the MEMMD3 to MEMMD1 registers are high).
Port Output	1	0	
D07 to D00/ AD07 to AD00	0	1	Select D07 to D00 during address/data separated mode, AD07 to AD00 during address/data shared mode.
Reserved	1	1	

Note: Set only in 8-bit unit.

■ P17 to P10 Pins

Selection	P1DIR0	P1MD0	Description
Port Input	0	0	Select the port input or the port output only when single-chip mode is selected.
Port Output	1	0	
D15 to D08/ AD15 to AD08	0	1	Select D15 to D08 during address/data separated mode, AD15 to AD08 during address/data shared mode.
Reserved	1	1	

Note: Set only in 8-bit unit.

■ P23 to P20 Pins

Selection	P2DIR0	P2MD0	Description
Port Input	0	0	Do not select the port input or the port output in address/data separated mode during processor mode.
Port Output	1	0	
A03 to A00	0	1	
Reserved	1	1	

Note: Set only in 4-bit unit.

■ P27 to P24 Pins

Selection	P2DIR4	P2MD4	Description
Port Input	0	0	Do not select the port input or the port output in address/data separated mode during processor mode.
Port Output	1	0	
A07 to A04	0	1	
Reserved	1	1	

Note: Set only in 4-bit unit.

■ P37 to P30 Pins

Selection	P3DIRn (n=7 to 0)	P3MDn (n=7 to 0)	Description
Port Input	0	0	Do not select the port input or the port output in address/data separated mode during processor mode.
Port Output	1	0	
A15 to A08	0	1	
Reserved	1	1	

■ P43 to P40 Pins

Selection	P4DIRn (n=3 to 0)	P4MDn (n=3 to 0)	Description
Port Input	0	0	Do not select the port input or the port output during processor mode.
Port Output	1	0	
A19 to A16	0	1	
Reserved	1	1	

■ P45 to P44 Pins

Selection	P4DIRn (n=5, 4)	P4MDn (n=5, 4)	Description
Port Input	0	0	Do not select the port input or the port output during processor mode.
AN5, 4 Input			
Port Output	1	0	
A21, A20	0	1	
Reserved	1	1	

■ P46 Pin

Selection	P4DIR6	P4MD6	P6MD6
Port Input	0	0	*
AN6 Input			
Port Output	1	0	*
A22 Output	0	1	0
STOP Output	1	1	1
Reserved	1	1	0

■ P47 Pin

Selection	P4DIR7	P4MD7	P6MD7
Port Input	0	0	*
AN7 Input			
Port Output	1	0	*
A23 Output	0	1	0
WDOUT Output	1	1	1
Reserved	1	1	0

■ P53 to P50 Pins

Selection	P5DIRn (n=3 to 0)	P5MDn (n=3 to 0)	Description
Port Input	0	0	Do not select the port input or the port output during processor mode.
Port Output	1	0	
/CS Output	0	1	
Reserved	1	1	

■ P54 Pin

Selection	P5DIR4	P5MD4
Port Input	0	0
Port Output	1	0
/BREQ Output	0	1
Reserved	1	1

■ P55 Pin

Selection	P5DIR5	P5MD5
Port Input	0	0
Port Output	1	0
/BREQ Output	1	1
Reserved	0	1

■ P56 Pin

Selection	P5DIR6	P5MD6	Description
Port Input	0	0	Do not select the port input or the port output during processor mode.
Port Output	1	0	
/BSTRE, ALE, /ALE	0	1	Select /BSTRE during address/data separated mode, ALE (/ALE) during address/ data shared mode.
Reserved	1	1	

■ P57 Pin

Selection	P5DIR7	Description
Port Input	0	Select the port input during single-chip mode. Otherwise, select /WORD input.
/WORD Input		
Port Output	1	

■ P60 Pin

Selection	P6DIR0	Description
Port Input	0	Select WAIT input when the clock is set to handshake mode. Otherwise, select the port input.
WAIT Input		
Port Output	1	

■ P63 to P61 Pins

Selection	P6DIRn (n=3 to 1)	P6MDn (n=3 to 1)	Description
Port Input	0	0	Do not select the port input or the port output during processor mode.
Port Output	1	0	
/WEH, /WEL. /RE Output	0	1	
Reserved	1	1	

■ P73 and P70 Pins

Selection	P7DIRn (n=3,0)	P7MDn (n=3,0)	Description
Port Input Serial Clock Input	0	0	Operate as a serial clock input pin when setting the serial clock source to the SBT pin (including I ² C mode).
Serial Clock I/O (Half-duplex)	0	1	Become output only when this LSI series output during bidirectional synchronous transfer.
Port Output	1	0	
Serial Clock Output	1	1	

■ P74 and P71 Pins

Selection	P7DIRn (n=4, 1)	Description
Port Input Serial Input	0	Operate as a serial data input pin when the serial reception is enabled.
Port Output	1	

■ P75 and P72 Pins

Selection	P7DIRn (n=5, 2)	P7MDn (n=5, 2)	Description
Port Input	0	*	Select the port input during I ² C mode.
Port Output	1	0	
Serial Output	1	1	

■ P87 to P80 Pins

Selection	P8DIRn (n=7 to 0)	P8MDn (n=7 to 0)	Description
Port Input	0	*	Operate as a timer input pin when selecting the timer clock source to the pin.
Timer Input			
Port Output	1	0	
Timer Output	1	1	

■ P93 and P90 Pins

Selection	P9DIRn (n=3, 0)	Description
Port Input	0	Operate as a serial data input pin when selecting the 16-bit timer binary counter clear condition 2 (5th bit of TMnMD).
Serial Input		
Port Output	1	

■ P92 and P91 Pins

Selection	P9DIRn (n=2, 1)	P9MDn (n=2, 1)	Description
Port Input	0	*	Operate as a timer input pin when setting the timer clock source, capture, trigger and encoder.
Timer Input			
Port Output	1	0	
Timer Output	1	1	

■ P97 to P94 Pins

Selection	P9DIRn (n=7 to 4)
Port Input	0
AN3 to 0 Input	
Port Output	1

■ PA4 to PA0 Pins

Selection	PADIRn (n=4 to 0)
Port Input	0
Interrupt Input	
Port Output	1

■ PA5 Pin

Selection	PADIR5	Description
Port Input	0	Operate as the port input only during single-chip mode. Otherwise, operate as the ADSEP input.
ADSEP Input		
Port Output	1	Operate as the port output only during single-chip mode. This operation is not guaranteed with other modes.

8-2 Byte Swap Registers

8-2-1 Overview

This LSI series contains a word byte swap register, point byte swap registers and long word swap registers. The data is swapped and read as Figure 8-2-1 shows.




Figure 8-2-1 Byte Swap Register

8-3 Pull-up Control Register

8-3-1 Overview

This LSI series contains a pin which sets a pull-up resistor using the program. See “9-2-3 List of Pin Functions”.

Table 8-3-1 Pull-up Control Register

Bit	Corresponded Pin Number	Description
0	84 to 91	D07 to D00, AD07 to AD00, P07 to P00
1	93 to 100	D15 to D08, AD15 to AD08, P17 to P11
2	13 to 16, 26 to 29	A07 to A00, P27 to P20
3	30 to 33, 35 to 38	A15 to A08, P37 to P30
4	39 to 42, 44 to 47	A23 to A16, P47 to P40
5	1	WAIT, P60
6	2 to 4, 11	/RE, /WEH, /WEL, /BSTRE, P63 to P61, P56
7	5 to 8	/CS3 to /CS0, P53 to P50
8	76	/IRQ0, PA0
9	77	/IRQ1, PA1
10	78	/IRQ2, PA2
11	79	/IRQ3, PA3
12	80	/IRQ4, PA4
13	67 to 69	SBT0, SBI0, SBO0, P72 to P70
14	70 to 72	SBT1, SBI1, SBO1, P75 to P73
15	Reserved	Always set to 0.

9-1 Electrical Characteristics

9-1-1 Electrical Characteristics 5 V

Structure	CMOS integrated circuit
Application	General purpose
Function	16-bit microcontroller
Pin Configuration	Figure 1-4-1
External Dimensions	Figure 1-5-1

A. Absolute Maximum Ratings

 $V_{SS} = 0\text{ V}$

Parameter		Symbol	Rating	Unit
A1	Power supply voltage	V_{DD}	- 0.3 to + 7.0	V
A2	Input pin voltage	V_I	- 0.3 to $V_{DD} + 0.3$	V
A3	Output pin voltage	V_O	- 0.3 to $V_{DD} + 0.3$	V
A4	Input/output pin voltage	V_{IO}	- 0.3 to $V_{DD} + 0.3$	V
A5	Operating ambient temperature	T_{opr}	- 40 to + 85	°C
A6	Storage temperature	T_{stg}	-55 to + 125	°C

Note:

1. Absolute Maximum Ratings are stress ratings not to cause damage to the device. Operation at these ratings is not guaranteed.
2. All of the V_{DD} and V_{SS} pins are external pins. Connect them directly to the power source and ground.
3. To prevent latch-up tolerance, connect more than one by-pass condenser between power supply pins and ground. Use at least 0.2 μF condenser.

B. Operating Conditions

$V_{SS} = 0\text{ V}$
 $T_a = -40\text{ }^{\circ}\text{C to } +85\text{ }^{\circ}\text{C}$

Parameter		Symbol	Conditions	Capacitance			Unit
				Min	Typ	Max	
B1	Power supply voltage	V_{DD}		4.5	5	5.5	V
Crystal Oscillator 1 (OSCI)							
B2	Oscillator frequency	Fosc1		4		20	MHz
Crystal Oscillator 2 (XI)							
B3	Oscillator frequency	Fosc2		32		200	kHz

$V_{DD} = 5.0 \text{ V}$
 $V_{SS} = 0 \text{ V}$
 $T_a = -40 \text{ }^{\circ}\text{C to } +85 \text{ }^{\circ}\text{C}$

Parameter		Symbol	Conditions	Capacitance			Unit
				Min	Typ	Max	
C1	Power supply current during operation	I_{DD1}	$V_I = V_{DD}$ or V_{SS} $F_{osc1} = 20 \text{ MHz}$ Output pins open			75	mA
C2	Power supply current during slow mode	I_{DD2}	$V_I = V_{DD}$ or V_{SS} $F_{osc2} = 32 \text{ kHz}$ Output pins open			10	mA
C3	Power supply current in STOP mode	I_{DD3}	Oscillator stop All functions stop			50	μA
C4	Power supply current in HALT0 mode	I_{DD4}	$F_{osc1} = 20 \text{ MHz}$ $F_{osc2} = 32 \text{ kHz}$			30	mA
C5	Power supply current in HALT1 mode	I_{DD5}	$F_{osc1} = \text{Oscillator stop}$ $F_{osc2} = 32 \text{ kHz}$			1	mA

V_{DD} = 4.5 V to 5.5 VV_{SS} = 0 V

Ta = -40 C to +85 C

Parameter		Symbol	Conditions	Capacitance			Unit
				Min	Typ	Max	
Input/Output Pins 1 < Output pushpull/Input CMOS level schmidt trigger > TMnIO(n=0 to 5), TMnIOA(n=6, 7), TMnIOB(n=6, 7), TMnIC(n=6, 7), ADSEP							
C6	Input high voltage	V _{IH1}		V _{DD} × 0.8			V
C7	Input low voltage	V _{IL1}	Only ADSEP pin			V _{DD} × 0.1	V
		V _{IL2}	Other pins			V _{DD} × 0.2	V
C8	Output high voltage	V _{OH1}	V _{DD} = 5.0 V I _{OH} = -4.0 mA	V _{DD} -0.6			V
C9	Output low voltage	V _{OL1}	V _{DD} = 5.0 V I _{OL} = 4.0 mA			0.4	V
C10	Output leakage current	I _{LO1}	V _O = Hi-z			+/- 10	μA
Input/Output Pins 2 < Output pushpull/Input CMOS level schmidt trigger/Programmable pullup > SBO1, SBI1, SBT1, SBO0, SBI0, SBT0							
C11	Input high voltage	V _{IH2}		V _{DD} × 0.8			V
C12	Input low voltage	V _{IL3}				V _{DD} × 0.2	V
C13	Output high voltage	V _{OH2}	V _{DD} = 5.0 V I _{OH} = -4.0 mA	V _{DD} -0.6			V
C14	Output low voltage	V _{OL2}	V _{DD} = 5.0 V I _{OL} = 4.0 mA			0.4	V
C15	Output leakage current	I _{LO2}	V _O = Hi-z			+/- 10	μA
C16	Pullup resistance	P _{PU1}	V _{DD} = 5.0 V V _I = 1.5 V	10	30	50	kΩ

V_{DD} = 4.5 V to 5.5 VV_{SS} = 0 V

Ta = -40 C to +85 C

Parameter	Symbol	Conditions	Capacitance			Unit	
			Min	Typ	Max		
Input/Output Pins 3							
< Output pushpull/Input TTL level schmidt trigger/Programmable pullup >							
WAIT, /RE, /WEL, /WEH, /CS3 to /CS0, ALE, A19 to A0, /IRQ4 to /IRQ0							
C17	Input high voltage	V _{IH3}		2.4		V	
C18	Input low voltage	V _{IL4}			0.8	V	
C19	Output high voltage	V _{OH3}	V _{DD} = 5.0 V I _{OH} = -2.0 mA	V _{DD} -0.6		V	
C20	Output low voltage	V _{OL3}	V _{DD} = 5.0 V I _{OL} = 4.0 mA		0.4	V	
C21	Output leakage current	I _{LO3}	V _O = Hi-z		+/- 10	μA	
C22	Pullup resistance	P _{PU2}	V _{DD} = 5.0 V V _I = 1.5 V	10	30	50	kΩ
Input/Output Pins 4							
< Output pushpull/Input TTL level schmidt trigger >							
/BREQ, /BRACK, /WORD							
C23	Input high voltage	V _{IH4}		2.4		V	
C24	Input low voltage	V _{IL5}			0.8	V	
C25	Output high voltage	V _{OH4}	V _{DD} = 5.0 V I _{OH} = -2.0 mA	V _{DD} -0.6		V	
C26	Output low voltage	V _{OL4}	V _{DD} = 5.0 V I _{OL} = 4.0 mA		0.4	V	
C27	Output leakage current	I _{LO4}	V _O = Hi-z		+/- 10	μA	

V_{DD} = 4.5 V to 5.5 VV_{SS} = 0 V

Ta = -40 C to +85 C

Parameter		Symbol	Conditions	Capacitance			Unit
				Min	Typ	Max	
Input/Output Pins 5 < Output pushpull/Input TTL level schmidt trigger/Programmable pullup > D15 to D0							
C28	Input high voltage	V _{IH5}		2.4			V
C29	Input low voltage	V _{IL6}				0.8	V
C30	Output high voltage	V _{OH5}	V _{DD} = 5.0 V I _{OH} = -2.0 mA	V _{DD} -0.6			V
C31	Output low voltage	V _{OL5}	V _{DD} = 5.0 V I _{OL} = 4.0 mA			0.4	V
C32	Output leakage current	I _{LO5}	V _O = Hi-z			+/- 10	μA
C33	Pullup resistance	P _{PU3}	V _{DD} = 5.0 V V _I = 1.5 V	10	30	50	kΩ
Input/Output Pins 6 < Output pushpull/Analog Input > AN3 to AN0							
C34	Input high voltage	V _{IH6}		V _{DD} × 0.8			V
C35	Input low voltage	V _{IL7}				V _{DD} × 0.2	V
C36	Output high voltage	V _{OH6}	V _{DD} = 5.0 V I _{OH} = -4.0 mA	V _{DD} -0.6			V
C37	Output low voltage	V _{OL6}	V _{DD} = 5.0 V I _{OL} = 4.0 mA			0.4	V
C38	Output leakage current	I _{LO6}	V _O = Hi-z			+/- 10	μA

V_{DD} = 4.5 V to 5.5 VV_{SS} = 0 V

Ta = -40 C to +85 C

Parameter	Symbol	Conditions	Capacitance			Unit	
			Min	Typ	Max		
Input/Output Pins 7 < Output pushpull/Analog Input/Programmable pullup > A23 to A20							
C39	Input high voltage	V _{IH7}		V _{DD} × 0.8		V	
C40	Input low voltage	V _{IL8}			V _{DD} × 0.2	V	
C41	Output high voltage	V _{OH7} V _{DD} = 5.0 V I _{OH} = -4.0 mA		V _{DD} -0.6		V	
C42	Output low voltage	V _{OL7} V _{DD} = 5.0 V I _{OL} = 4.0 mA			0.4	V	
C43	Output leakage current	I _{LO7} V _O = Hi-z			+/- 10	μA	
C44	Pullup resistance	P _{PU4} V _{DD} = 5.0 V V _I = 1.5 V		10	30	50	kΩ
Input/Output Pins 8 < Input CMOS level schmidt trigger/Output open-drain/Pullup > /RST							
C45	Input high voltage	V _{IH8}		V _{DD} × 0.9		V	
C46	Input low voltage	V _{IL9}			V _{DD} × 0.1	V	
C47	Pullup resistance	P _{PU5} V _{DD} = 5.0 V V _I = 1.5 V		10	30	50	kΩ

$V_{DD} = 4.5\text{ V to }5.5\text{ V}$
 $V_{SS} = 0\text{ V}$
 $T_a = -40\text{ }^{\circ}\text{C to }+85\text{ }^{\circ}\text{C}$

Parameter		Symbol	Conditions	Capacitance			Unit
				Min	Typ	Max	
Output Pin < Output pushpull >							
SYSCLK							
C48	Output high voltage	VOH8	VDD = 5.0 V IOH = -4.0 mA	VDD-0.6			V
C49	Output low voltage	VOL8	VDD = 5.0 V IOL = 4.0 mA			0.4	V
Input Pins < Input CMOS level schmidt trigger >							
/NMI, MODE							
C50	Input high voltage	VIH9		VDD X 0.9			V
C51	Input low voltage	VIL10				VDD X 0.1	V
C52	Input leakage current	VLO9	VDD = 5.5 V VI = VSS to VDD			+/- 10	μA
OSCI pin, XI pin (at external clock input) : crystal, ceramic self-excited oscillation See Figure 1-4-2 to Figure 1-4-3							
C53	Input high voltage	VIH10		VDD X 0.8		VDD	V
C54	Input low voltage	VIL11		VSS		VDD X 0.2	V
Pin Capacitance							
C55	Input pin	CIN	VIN = 0 V Ta=25 C		7	15	pF
C56	Output pin	COUT			7	15	pF
C57	Input/output pin	CI/O			7	15	pF

D. A/D Converter Characteristics

V_{DD} = 5.0 VV_{SS} = 0 VT_a = 25 C

Parameter		Symbol	Conditions		Capacitance			Unit
					Min	Typ	Max	
D1	Resolution						8	Bits
D2	A/D conversion relative precision		V _{DD} = 5 V	AN3-0			+/- 3	LSB
			V _{SS} = 0 V	AN7-4			+/- 3	LSB
D3	A/D conversion time		Fosc = 20 MHz		4.8			μs
D4	A/D conversion cycle		Fosc = 20 MHz		4.8			μs
D5	Analog input voltage	V _{IA}			V _{SS}		V _{DD}	V

E. AC Characteristics

Input Timing Conditions

 $V_{DD} = 4.5\text{ V to }5.5\text{ V}$ $V_{SS} = 0\text{ V}$ $T_a = -40\text{ }^{\circ}\text{C to }+85\text{ }^{\circ}\text{C}$

Parameter		Symbol	Conditions	Capacitance			Unit
				Min	Typ	Max	
External Clock Input Timing (Fosc1 = 20 MHz)							
E1	External clock input cycle time	tEXCcyc	Fig 9-1	50			ns
E2	external clock input high pulse width	tEXCH		$\frac{tEXC_{cv}}{2} - 5$			ns
E3	External clock input low pulse width	tEXCL		$\frac{tEXC_{cv}}{2} - 5$			ns
E4	External clock input rise time	tEXCR				5	ns
E5	External clock input fall time	tEXCF				5	ns
Reset Input Timing							
E6	Reset signal pulse width (/RST)	tRSTW	Fig 9-2	4			tEXCcyc

Input Timing Conditions

 $V_{DD} = 4.5 \text{ V to } 5.5 \text{ V}$ $V_{SS} = 0 \text{ V}$ $T_a = -40 \text{ }^{\circ}\text{C to } +85 \text{ }^{\circ}\text{C}$

Parameter		Symbol	Conditions	Capacitance			Unit
				Min	Typ	Max	
Data Transfer Signal Input Timing							
E7	Data acknowledge signal setup time (WAIT)	t _{WAITS}	Fig 9-4 Fig 9-6	20			ns
E8	Data acknowledge signal hold time (WAIT)	t _{WAITH}		0			ns
Data Transfer Signal Input Timing							
E9	Read data setup time (D15-00)	t _{RDS}	Fig 9-3 Fig 9-4 Fig 9-5 Fig 9-6	20			ns
E10	Read data hold time (D15-00)	t _{RDH}		0			ns
Bus Authority Request Input Timing							
E11	Bus authority request signal setup time (/BREQ)	t _{BREQS}	Fig 9-8	0			ns
E12	Bus authority request signal hold time (/BREQ)	t _{BREQH}		0			ns
Interrupt Signal Input Timing							
E13	Nonmaskable interrupt signal pulse width (NMI)	t _{NMIW}	Fig 9-9	5 (Note)			t _{cyc}
E14	External interrupt signal pulse width (/IRQ4-0)	t _{IRQW}		2 (Note)			t _{cyc}

Note : An interrupt may occur when the noise of the specified time or less is input.

Input Timing Conditions

 $V_{DD} = 4.5\text{ V to }5.5\text{ V}$ $V_{SS} = 0\text{ V}$ $T_a = -40\text{ }^{\circ}\text{C to }+85\text{ }^{\circ}\text{C}$

Parameter		Symbol	Conditions	Capacitance			Unit
				Min	Typ	Max	
Serial Interface Related Signal Timing (Synchronous Serial Reception)							
E15	Data reception setup time (SBI1-0)	t _{RXDS}	Fig 9-13	25			ns
E16	Data reception hold time (SBI1-0)	t _{RXDH}		25			ns
E17	Serial clock input high pulse width (SBT1-0)	t _{SCH}		tcyc+100			ns
E18	Serial clock input low pulse width (SBT1-0)	t _{SCL}		tcyc+100			ns
Timer/Counter Signal Input Timing							
E19	Timer external input clock low pulse width (TMnIO: n=5-0) (TMnIOA, TMnIOB, TMnIC: n=6,7)	t _{TCCLKL}	Fig 9-14	tcyc			ns
E20	Timer external input clock high pulse width (TMnIO: n=5-0) (TMnIOA, TMnIOB, TMnIC: n=6,7)	t _{TCCLKH}		tcyc			ns

F. AC Characteristics (Output)

Output Signal Characteristics

V_{DD} = 4.5 V to 5.5 V
V_{SS} = 0 V
Ta = -40 C to +85 C
CL = 70 pF

Parameter		Symbol	Conditions	Capacitance			Unit
				Min	Typ	Max	
System Clock Output Timing							
F1	System clock output cycle time (SYSCLK)	t _{cyc}	Fig 9-1	100			ns
F2	System clock output low pulse width (SYSCLK)	t _{CL}		45			ns
F3	System clock output high pulse width (SYSCLK)	t _{CH}		35			ns
F4	System clock output rise time (SYSCLK)	t _{CR}				10	ns
F5	System clock output fall time (SYSCLK)	t _{CF}				10	ns

Output Signal Characteristics

 $V_{DD} = 4.5\text{ V to }5.5\text{ V}$ $V_{SS} = 0\text{ V}$ $T_a = -40\text{ }^{\circ}\text{C to }+85\text{ }^{\circ}\text{C}$ $C_L = 70\text{ pF}$

Parameter		Symbol	Conditions	Capacitance			Unit
				Min	Typ	Max	
Data Transfer Signal Output Timing 1							
F6	Address delay time 1 (A23-0), (A23-16)	t _{AD1}	Fig 9-3 to Fig 9-6			30	ns
F7	Address delay time 2 (AD15-0)	t _{AD2}	Fig 9-4 Fig 9-6	$\frac{t_{cy}}{4}$		$\frac{t_{cy}}{4} + 15$	ns
F8	Address hold time 1 (A23-0), (A23-16)	t _{AH1}	Fig 9-3 Fig 9-4	5			ns
F9	Address hold time 2 (A23-0), (A23-16)	t _{AH2}	Fig 9-5 Fig 9-6	$\frac{t_{cvc}}{4}$			ns
F10	Address hold time 3 (AD15-0)	t _{AH3}	Fig 9-5 Fig 9-6	$\frac{t_{cy}}{4} - 10$			ns
F11	Address/Data hold time 1 (AD15-0)	t _{ADH1}		5			ns
F12	Address/Data hold time 2 (AD15-0)	t _{ADH2}		$\frac{t_{cvc}}{4}$			ns
F13	Data delay time 1 (D15-0)	t _{DD1}	Fig 9-3 Fig 9-4			15	ns
F14	Data delay time 2 (AD15-0)	t _{DD2}	Fig 9-5 Fig 9-6			$\frac{t_{cvc}}{2}$	ns
F15	Data delay time 3 (D15-0)	t _{DD3}	Fig 9-7	$\frac{t_{cvc}}{4}$			ns
F16	Data hold time 1 (D15-0)	t _{DH1}	Fig 9-3 Fig 9-4	5			ns
F17	Data hold time 2 (D15-0)	t _{DH2}		$\frac{t_{cyc}}{4}$			ns

Output Signal Characteristics

 $V_{DD} = 4.5 \text{ V to } 5.5 \text{ V}$ $V_{SS} = 0 \text{ V}$ $T_a = -40 \text{ }^{\circ}\text{C to } +85 \text{ }^{\circ}\text{C}$ $C_L = 70 \text{ pF}$

Parameter		Symbol	Conditions	Capacitance			Unit
				Min	Typ	Max	
Data Transfer Signal Output Timing 2							
F18	Chip-select signal fall delay time 1 (/CS3-0), (/CS3-1)	t _{CSDF1}	Fig 9-3 to Fig 9-7			20	ns
F19	Chip-select signal rise delay time 1 (/CS3-0), (/CS3-1)	t _{CSDR1}				20	ns
F20	Chip-select signal fall delay time 2 (/CS0)	t _{CSDF2}	Fig 9-7			$\frac{t_{cyc}}{4} + 10$	ns
F21	Chip-select signal rise delay time 2 (/CS0)	t _{CSDR2}				$\frac{t_{cyc}}{4} + 10$	ns
F22	Chip-select signal hold time 1 (/CS3-0)	t _{CSH1}	Fig 9-3 Fig 9-4	5			ns
F23	Chip-select signal hold time 2 (/CS3-0)	t _{CSH2}	Fig 9-5 9-6	$\frac{t_{cyc}}{4}$			ns
F24	Address latch signal fall delay time (ALE)	t _{ALEDF}	Fig 9-5 Fig 9-6	$\frac{t_{cyc}}{4} - 10$			ns
F25	Address latch signal pulse width (ALE)	t _{ALEPW}		$\frac{t_{cyc}}{2} - 10$			ns
F26	Address latch signal hold time 1 (ALE)	t _{ALEH1}		5			ns
F27	Address latch signal hold time 2 (ALE)	t _{ALEH2}		$\frac{t_{cyc}}{4}$			ns

Output Signal Characteristics

V_{DD} = 4.5 V to 5.5 VV_{SS} = 0 VT_a = -40 °C to +85 °CC_L = 70 pF

Parameter		Symbol	Conditions	Capacitance			Unit
				Min	Typ	Max	
Data Transfer Signal Output Timing 3							
F28	Read enable signal fall delay time 1 (/RE)	t _{REDF1}	Fig 9-3 Fig 9-4			10	ns
F29	Read enable signal fall delay time 2 (/RE)	t _{REDF2}	Fig 9-5 Fig 9-6			15	ns
F30	Read enable signal fall delay time 3 (/RE)	t _{REDF3}	Fig 9-7			20	ns
F31	Read enable signal rise delay time 1 (/RE)	t _{REDR1}	Fig 9-3 to Fig 9-6			15	ns
F32	Read enable signal rise delay time 2 (/RE)	t _{REDR2}	Fig 9-7			$\frac{tcyc}{4}+10$	ns
F33	Read enable signal hold time (/RE)	t _{REH}		$\frac{tcyc}{4}$			ns
F34	Burst ROM read enable signal fall delay time (/BSTRE)	t _{BREDF}				20	ns
F35	Burst ROM read enable signal rise delay time (/BSTRE)	t _{BREDR}				$\frac{tcyc}{4}+10$	ns
F36	Write enable signal fall delay time 1 (/WEH, WEL)	t _{WEDF1}	Fig 9-3 Fig 9-4			15	ns
F37	Write enable signal fall delay time 2 (/WEH, WEL)	t _{WEDF2}	Fig 9-5 Fig 9-6			20	ns
F38	Write enable signal fall delay time 3 (/WEH, WEL)	t _{WEDF3}	Fig 9-7	$\frac{tcyc}{4}$			ns
F39	Write enable pulse width time 1 (/WEH, WEL)	t _{WEPW1}	Fig 9-3 Fig 9-4	$\frac{tcyc}{2}-20$			ns
F40	Write enable pulse width time 2 (/WEH, WEL)	t _{WEPW2}		$\frac{tcyc}{4}-10$			ns
F41	Write enable pulse width time 3 (/WEH, WEL)	t _{WEPW3}	Fig 9-5 Fig 9-6	tcyc -10			ns
F42	Write enable pulse width time 4 (/WEH, WEL)	t _{WEPW4}		$\frac{3}{4} \times tcyc -10$			ns

Output Signal Characteristics

 $V_{DD} = 4.5\text{ V to }5.5\text{ V}$ $V_{SS} = 0\text{ V}$ $T_a = -40\text{ }^{\circ}\text{C to }+85\text{ }^{\circ}\text{C}$ $C_L = 70\text{ pF}$

Parameter		Symbol	Conditions	Capacitance			Unit	
				Min	Typ	Max		
Serial Interface Signal Output Timing (Synchronous Serial Transmission)								
F43	Transfer data delay time (SBO1-0)	t _{TXDD}	Fig 9-10 Fig 9-11 Fig 9-12	Normal			$\frac{tcyc}{2}$	ns
				I ² C			tcyc × 2	ns
F44	Transfer data hold time (transfer in progress) (SBO1-0)	t _{TXDH1}	Fig 9-10		10			ns
F45	Transfer data hold time (Transfer end timing at SBT input) (SBO1-0)	t _{TXDH2}	Fig 9-11		$\frac{tcyc}{2}$			ns
F46	Transfer data hold time (Transfer end timing at SBT output) (SBO1-0)	t _{TXDH3}	Fig 9-12		$\frac{tsch+tscl}{2}$			ns

9-1-2 Electrical Characteristics 3 V

Structure	CMOS integrated circuit
Application	General purpose
Function	16-bit microcontroller
Pin Configuration	Figure 1-4-1
External Dimensions	Figure 1-5-1

A. Absolute Maximum Ratings

$V_{SS} = 0\text{ V}$

Parameter		Symbol	Rating	Unit
A1	Power supply voltage	V_{DD}	- 0.3 to + 7.0	V
A2	Input pin voltage	V_I	- 0.3 to $V_{DD} + 0.3$	V
A3	Output pin voltage	V_O	- 0.3 to $V_{DD} + 0.3$	V
A4	Input/output pin voltage	V_{IO}	- 0.3 to $V_{DD} + 0.3$	V
A5	Operating ambient temperature	T_{opr}	- 40 to + 85	C
A6	Storage temperature	T_{stg}	-55 to + 125	C

Note:

1. Absolute Maximum Ratings are stress ratings not to cause damage to the device.
Operation at these ratings is not guaranteed.
2. All of the V_{DD} and V_{SS} pins are external pins. Connect them directly to the power source and ground.
3. To prevent latch-up tolerance, connect more than one by-pass condenser between power supply pins and ground. Use at least 0.2 μF condenser.

B. Operating Conditions

V_{SS} = 0 V
Ta = -40 C to +85 C

Parameter		Symbol	Conditions	Capacitance			Unit
				Min	Typ	Max	
B1	Power supply voltage	V _{DD}		2.7	3	3.6	V
Crystal Oscillator 1 (OSCI)							
B2	Oscillator frequency	Fosc1		4		10	MHz
Crystal Oscillator 2 (XI)							
B3	Oscillator frequency	Fosc2		32		200	kHz

C. Electrical Characteristics

1. DC Characteristics

$V_{DD} = 3.0\text{ V}$
 $V_{SS} = 0\text{ V}$
 $T_a = -40\text{ }^{\circ}\text{C to } +85\text{ }^{\circ}\text{C}$

Parameter		Symbol	Conditions	Capacitance			Unit
				Min	Typ	Max	
C1	Power supply current during operation	I_{DD1}	$V_I = V_{DD}$ or V_{SS} $F_{osc1} = 10\text{ MHz}$ Output pins open			20	mA
C2	Power supply current during slow mode	I_{DD2}	$V_I = V_{DD}$ or V_{SS} $F_{osc2} = 32\text{ kHz}$ Output pins open			5	mA
C3	Power supply current in STOP mode	I_{DD3}	Oscillator stop All functions stop			50	μA
C4	Power supply current in HALT0 mode	I_{DD4}	$F_{osc1} = 10\text{ MHz}$ $F_{osc2} = 32\text{ kHz}$			8	mA
C5	Power supply current in HALT1 mode	I_{DD5}	$F_{osc1} = \text{Oscillator stop}$ $F_{osc2} = 32\text{ kHz}$			100	μA

V_{DD} = 2.7 V to 3.6 VV_{SS} = 0 V

Ta = -40 C to +85 C

Parameter		Symbol	Conditions	Capacitance			Unit
				Min	Typ	Max	
Input/Output Pins 1 < Output pushpull/Input CMOS level schmidt trigger > TMnIO(n=0 to 5), TMnIOA(n=6, 7), TMnIOB(n=6, 7), TMnIC(n=6, 7), ADSEP							
C6	Input high voltage	V _{IH1}		V _{DD} X 0.8			V
C7	Input low voltage	V _{IL1}	Only ADSEP pin			V _{DD} X 0.1	V
		V _{IL2}	Other pins			V _{DD} X 0.2	V
C8	Output high voltage	V _{OH1}	I _{OH} = -2.0 mA	V _{DD} -0.6			V
C9	Output low voltage	V _{OL1}	I _{OL} = 2.0 mA			0.3	V
C10	Output leakage current	I _{LO1}	V _O = Hi-z			+/- 10	μA
Input/Output Pins 2 < Output pushpull/Input CMOS level schmidt trigger/Programmable pullup > SBO1, SBI1, SBT1, SBO0, SBI0, SBT0							
C11	Input high voltage	V _{IH2}		V _{DD} X 0.8			V
C12	Input low voltage	V _{IL3}				V _{DD} X 0.2	V
C13	Output high voltage	V _{OH2}	I _{OH} = -2.0 mA	V _{DD} -0.6			V
C14	Output low voltage	V _{OL2}	I _{OL} = 2.0 mA			0.3	V
C15	Output leakage current	I _{LO2}	V _O = Hi-z			+/- 10	μA
C16	Pullup resistance	PPU1	V _I = V _{SS}	20	60	180	kΩ

V_{DD} = 2.7 V to 3.6 VV_{SS} = 0 VT_a = -40 °C to +85 °C

Parameter		Symbol	Conditions	Capacitance			Unit
				Min	Typ	Max	
Input/Output Pins 3 < Output pushpull/Input TTL level schmidt trigger/Programmable pullup > WAIT, /RE, /WEL, /WEH, /CS3 to /CS0, ALE, A19 to A0, /IRQ4 to /IRQ0							
C17	Input high voltage	V _{IH3}		2.1			V
C18	Input low voltage	V _{IL4}				0.4	V
C19	Output high voltage	V _{OH3}	I _{OH} = -2.0 mA	V _{DD} -0.6			V
C20	Output low voltage	V _{OL3}	I _{OL} = 2.0 mA			0.3	V
C21	Output leakage current	I _{LO3}	V _O = Hi-z			+/- 10	μA
C22	Pullup resistance	PPU2	V _I = V _{SS}	20	60	180	kΩ
Input/Output Pins 4 < Output pushpull/Input TTL level schmidt trigger > /BREQ, /BRACK, /WORD							
C23	Input high voltage	V _{IH4}		2.1			V
C24	Input low voltage	V _{IL5}				0.4	V
C25	Output high voltage	V _{OH4}	I _{OH} = -2.0 mA	V _{DD} -0.6			V
C26	Output low voltage	V _{OL4}	I _{OL} = 2.0 mA			0.3	V
C27	Output leakage current	I _{LO4}	V _O = Hi-z			+/- 10	μA

V_{DD} = 2.7 V to 3.6 VV_{SS} = 0 V

Ta = -40 C to +85 C

Parameter	Symbol	Conditions	Capacitance			Unit	
			Min	Typ	Max		
Input/Output Pins 5 < Output pushpull/Input TTL level schmidt trigger/Programmable pullup >							
D15 to D0							
C28	Input high voltage	V _{IH5}		2.1		V	
C29	Input low voltage	V _{IL6}			0.4	V	
C30	Output high voltage	V _{OH5}	I _{OH} = -2.0 mA	V _{DD} -0.6		V	
C31	Output low voltage	V _{OL5}	I _{OL} = 2.0 mA		0.3	V	
C32	Output leakage current	I _{LO5}	V _O = Hi-z		+/- 10	μA	
C33	Pullup resistance	P _{PU3}	V _I = V _{SS}	20	60	180	kΩ
Input/Output Pins 6 < Output pushpull/Analog Input >							
AN3 to AN0							
C34	Input high voltage	V _{IH6}		V _{DD} X 0.8		V	
C35	Input low voltage	V _{IL7}			V _{DD} X 0.2	V	
C36	Output high voltage	V _{OH6}	I _{OH} = -2.0 mA	V _{DD} -0.6		V	
C37	Output low voltage	V _{OL6}	I _{OL} = 2.0 mA		0.3	V	
C38	Output leakage current	I _{LO6}	V _O = Hi-z		+/- 10	μA	

V_{DD} = 2.7 V to 3.6 VV_{SS} = 0 VT_a = -40 °C to +85 °C

Parameter	Symbol	Conditions	Capacitance			Unit	
			Min	Typ	Max		
Input/Output Pins 7 < Output pushpull/Analog Input/Programmable pullup > A23 to A20							
C39	Input high voltage	V _{IH7}		V _{DD} × 0.8		V	
C40	Input low voltage	V _{IL8}			V _{DD} × 0.2	V	
C41	Output high voltage	V _{OH7}	I _{OH} = -2.0 mA	V _{DD} -0.6		V	
C42	Output low voltage	V _{OL7}	I _{OL} = 2.0 mA		0.3	V	
C43	Output leakage current	I _{LO7}	V _O = Hi-z		+/- 10	μA	
C44	Pullup resistance	PPU4	V _I = V _{SS}	20	60	180	kΩ
Input/Output Pins 8 < Input CMOS level schmidt trigger/Output open-drain/Pullup > /RST							
C45	Input high voltage	V _{IH8}		V _{DD} × 0.9		V	
C46	Input low voltage	V _{IL9}			V _{DD} × 0.1	V	
C47	Pullup resistance	PPU5	V _I = V _{SS}	20	60	180	kΩ

V_{DD} = 2.7 V to 3.6 VV_{SS} = 0 V

Ta = -40 C to +85 C

Parameter	Symbol	Conditions	Capacitance			Unit	
			Min	Typ	Max		
Output Pin < Output pushpull >							
SYSCLK							
C48	Output high voltage	VOH8	IOH = -2.0 mA	VDD-0.6			V
C49	Output low voltage	VOL8	IOL = 2.0 mA			0.3	V
C50	Output leakage current	ILO8	Vo = Hi-z			+/- 10	V
Input Pins < Input CMOS level schmidt trigger >							
/NMI, MODE							
C51	Input high voltage	VIH9		VDD X 0.9			V
C52	Input low voltage	VIL10				VDD X 0.1	V
C53	Input leakage current	VLO9	VDD = 3.3 V VI = VSS to VDD			+/- 10	μA
OSCI pin, XI pin (at external clock input) : crystal, ceramic self-excited oscillation See Figure 1-4-2 to Figure 1-4-3							
C54	Input high voltage	VIH10		VDD X 0.8		VDD	V
C55	Input low voltage	VIL11		VSS		VDD X 0.2	V
Pin Capacitance							
C56	Input pin	CIN	VIN = 0 V Ta=25 C		7	15	pF
C57	Output pin	COUT			7	15	pF
C58	Input/output pin	CIO			7	15	pF

D. A/D Converter Characteristics

 $V_{DD} = 3.0\text{ V}$ $V_{SS} = 0\text{ V}$ $T_a = 25\text{ C}$

Parameter		Symbol	Conditions		Capacitance			Unit
					Min	Typ	Max	
D1	Resolution						8	Bits
D2	A/D conversion relative precision		$V_{DD} = 3.0\text{ V}$	AN3-0			+/- 3	LSB
			$V_{SS} = 0\text{ V}$	AN7-4			+/- 4	LSB
D3	A/D conversion time		$F_{osc} = 10\text{ MHz}$		9.6			μs
D4	A/D conversion cycle		$F_{osc} = 10\text{ MHz}$		9.6			μs
D5	Analog input voltage	V_{IA}			V_{SS}		V_{DD}	V

E. AC Characteristics

Input Timing Conditions

 $V_{DD} = 2.7\text{ V to }3.6\text{ V}$ $V_{SS} = 0\text{ V}$ $T_a = -40\text{ }^{\circ}\text{C to }+85\text{ }^{\circ}\text{C}$

Parameter		Symbol	Conditions	Capacitance			Unit
				Min	Typ	Max	
External Clock Input Timing (Fosc1 = 10 MHz)							
E1	External clock input cycle time	t _{EXCcyc}	Fig 9-1	100			ns
E2	external clock input high pulse width	t _{EXCH}		$\frac{t_{EXCcyc}}{2} - 5$			ns
E3	External clock input low pulse width	t _{EXCL}		$\frac{t_{EXCcyc}}{2} - 5$			ns
E4	External clock input rise time	t _{EXCR}				5	ns
E5	External clock input fall time	t _{EXCF}				5	ns
Reset Input Timing							
E6	Reset signal pulse width (/RST)	t _{RSTW}	Fig 9-2	4			t _{EXCcyc}

Input Timing Conditions

V_{DD} = 2.7 V to 3.6 VV_{SS} = 0 V

Ta = -40 °C to +85 °C

Parameter		Symbol	Conditions	Capacitance			Unit
				Min	Typ	Max	
Data Transfer Signal Input Timing							
E7	Data acknowledge signal setup time (WAIT)	t _{WAITS}	Fig 9-4 Fig 9-6	20			ns
E8	Data acknowledge signal hold time (WAIT)	t _{WAITH}		0			ns
Data Transfer Signal Input Timing							
E9	Read data setup time (D15-00)	t _{RDS}	Fig 9-3 Fig 9-4 Fig 9-5 Fig 9-6	40			ns
E10	Read data hold time (D15-00)	t _{RDH}		0			ns
Bus Authority Request Input Timing							
E11	Bus authority request signal setup time (/BREQ)	t _{BREQS}	Fig 9-8	0			ns
E12	Bus authority request signal hold time (/BREQ)	t _{BREQH}		0			ns
Interrupt Signal Input Timing							
E13	Nonmaskable interrupt signal pulse width (NMI)	t _{NMIW}	Fig 9-9	5 (Note)			t _{cyc}
E14	External interrupt signal pulse width (/IRQ4-0)	t _{IRQW}		2 (Note)			t _{cyc}

Note : An interrupt may occur when the noise of the specified time or less is input.

Input Timing Conditions

 $V_{DD} = 2.7\text{ V to }3.6\text{ V}$ $V_{SS} = 0\text{ V}$ $T_a = -40\text{ }^{\circ}\text{C to }+85\text{ }^{\circ}\text{C}$

Parameter		Symbol	Conditions	Capacitance			Unit
				Min	Typ	Max	
Serial Interface Related Signal Timing (Synchronous Serial Reception)							
E15	Data reception setup time (SBI1-0)	t _{RXDS}	Fig 9-13	25			ns
E16	Data reception hold time (SBI1-0)	t _{RXDH}		25			ns
E17	Serial clock input high pulse width (SBT1-0)	t _{SCH}		tcyc+100			ns
E18	Serial clock input low pulse width (SBT1-0)	t _{SCL}		tcyc+100			ns
Timer/Counter Signal Input Timing							
E19	Timer external input clock low pulse width (TMnIO: n=5-0) (TMnIOA, TMnIOB, TMnIC: n=6,7)	t _{TCCLKL}	Fig 9-14	tcyc			ns
E20	Timer external input clock high pulse width (TMnIO: n=5-0) (TMnIOA, TMnIOB, TMnIC: n=6,7)	t _{TCCLKH}		tcyc			ns

F. AC Characteristics (Output)

Output Signal Characteristics

 $V_{DD} = 2.7\text{ V to }3.6\text{ V}$ $V_{SS} = 0\text{ V}$ $T_a = -40\text{ }^{\circ}\text{C to }+85\text{ }^{\circ}\text{C}$ $C_L = 70\text{ pF}$

Parameter		Symbol	Conditions	Capacitance			Unit
				Min	Typ	Max	
System Clock Output Timing							
F1	System clock output cycle time (SYSCLK)	t _{cyc}	Fig 9-1	200			ns
F2	System clock output low pulse width (SYSCLK)	t _{CL}		90			ns
F3	System clock output high pulse width (SYSCLK)	t _{CH}		90			ns
F4	System clock output rise time (SYSCLK)	t _{CR}				20	ns
F5	System clock output fall time (SYSCLK)	t _{CF}				20	ns

Output Signal Characteristics

V_{DD} = 2.7 V to 3.6 VV_{SS} = 0 VT_a = -40 °C to +85 °CC_L = 70 pF

Parameter		Symbol	Conditions	Capacitance			Unit
				Min	Typ	Max	
Data Transfer Signal Output Timing 1							
F6	Address delay time 1 (A23-0), (A23-16)	t _{AD1}	Fig 9-3 to Fig 9-6			50	ns
F7	Address delay time 2 (AD15-0)	t _{AD2}	Fig 9-5 9-6	Fig $\frac{t_{cy}}{4}$		$\frac{t_{cv}}{4} + 40$	ns
F8	Address hold time 1 (A23-0), (A23-16)	t _{AH1}	Fig 9-3 Fig 9-4	5			ns
F9	Address hold time 2 (A23-0), (A23-16)	t _{AH2}		Fig 9-5 9-6	Fig $\frac{t_{cyc}}{4}$		
F10	Address hold time 3 (AD15-0)	t _{AH3}	Fig 9-5 9-6	$\frac{t_{cy}}{4} - 30$			ns
F11	Address/Data hold time 1 (AD15-0)	t _{ADH1}		5			ns
F12	Address/Data hold time 2 (AD15-0)	t _{ADH2}		$\frac{t_{cy}}{4}$			ns
F13	Data delay time 1 (D15-0)	t _{DD1}	Fig 9-3 9-4	Fig		40	ns
F14	Data delay time 2 (AD15-0)	t _{DD2}	Fig 9-5 9-6	Fig		$\frac{t_{cy}}{2}$	ns
F15	Data delay time 3 (D15-0)	t _{DD3}	Fig 9-7	$\frac{t_{cy}}{4}$			ns
F16	Data hold time 1 (D15-0)	t _{DH1}	Fig 9-3 Fig 9-4	5			ns
F17	Data hold time 2 (D15-0)	t _{DH2}		$\frac{t_{cy}}{4}$			ns

Output Signal Characteristics

V_{DD} = 2.7 V to 3.6 VV_{SS} = 0 VT_a = -40 °C to +85 °CC_L = 70 pF

Parameter		Symbol	Conditions	Capacitance			Unit
				Min	Typ	Max	
Data Transfer Signal Output Timing 2							
F18	Chip-select signal fall delay time 1 (/CS3-0), (/CS3-1)	t _{CSDF1}	Fig 9-3 to Fig 9-7			40	ns
F19	Chip-select signal rise delay time 1 (/CS3-0), (/CS3-1)	t _{CSDR1}				40	ns
F20	Chip-select signal fall delay time 2 (/CS0)	t _{CSDF2}	Fig 9-7			$\frac{t_{cyc}}{4} + 30$	ns
F21	Chip-select signal rise delay time 2 (/CS0)	t _{CSDR2}				$\frac{t_{cy}}{4} + 30$	ns
F22	Chip-select signal hold time 1 (/CS3-0)	t _{CSH1}	Fig 9-3 Fig 9-4	5			ns
F23	Chip-select signal hold time 2 (/CS3-0)	t _{CSH2}	Fig 9-5 9-6	$\frac{t_{cyc}}{4}$			ns
F24	Address latch signal fall delay time (ALE)	t _{ALEDF}	Fig 9-5 Fig 9-6	$\frac{t_{cyc}}{4} - 10$			ns
F25	Address latch signal pulse width (ALE)	t _{ALEPW}		$\frac{t_{cyc}}{2} - 30$			ns
F26	Address latch signal hold time 1 (ALE)	t _{ALEH1}		5			ns
F27	Address latch signal hold time 2 (ALE)	t _{ALEH2}		$\frac{t_{cyc}}{4}$			ns

Output Signal Characteristics

 $V_{DD} = 2.7 \text{ V to } 3.6 \text{ V}$ $V_{SS} = 0 \text{ V}$ $T_a = -40 \text{ }^{\circ}\text{C to } +85 \text{ }^{\circ}\text{C}$ $C_L = 70 \text{ pF}$




Parameter		Symbol	Conditions	Capacitance			Unit
				Min	Typ	Max	
Data Transfer Signal Output Timing 3							
F28	Read enable signal fall delay time 1 (/RE)	t _{REDF1}	Fig 9-3 Fig 9-4			20	ns
F29	Read enable signal fall delay time 2 (/RE)	t _{REDF2}	Fig 9-5 Fig 9-6			30	ns
F30	Read enable signal fall delay time 3 (/RE)	t _{REDF3}	Fig 9-7			40	ns
F31	Read enable signal rise delay time 1 (/RE)	t _{REDR1}	Fig 9-3 to Fig 9-6			30	ns
F32	Read enable signal rise delay time 2 (/RE)	t _{REDR2}	Fig 9-7			$\frac{t_{cy}}{4}+20$	ns
F33	Read enable signal hold time (/RE)	t _{REH}		$\frac{t_{cy}}{4}$			ns
F34	Burst ROM read enable signal fall delay time (/BSTRE)	t _{BREDF}				40	ns
F35	Burst ROM read enable signal rise delay time (/BSTRE)	t _{BREDR}				$\frac{t_{cy}}{4}+20$	ns
F36	Write enable signal fall delay time 1 (WEH, WEL)	t _{WEDF1}	Fig 9-3 Fig 9-4			30	ns
F37	Write enable signal fall delay time 2 (WEH, WEL)	t _{WEDF2}	Fig 9-5 Fig 9-6			40	ns
F38	Write enable signal fall delay time 3 (WEH, WEL)	t _{WEDF3}	Fig 9-7	$\frac{t_{cy}}{4}$			ns
F39	Write enable pulse width time 1 (WEH, WEL)	t _{WEPW1}	Fig 9-3 Fig 9-4	$\frac{t_{cyc}}{2}-20$			ns
F40	Write enable pulse width time 2 (WEH, WEL)	t _{WEPW2}		$\frac{t_{cy}}{4}-10$			ns
F41	Write enable pulse width time 3 (WEH, WEL)	t _{WEPW3}	Fig 9-5 Fig 9-6	t _{cyc} -10			ns
F42	Write enable pulse width time 4 (WEH, WEL)	t _{WEPW4}		$\frac{3}{4} \times t_{cyc}-10$			ns

Output Signal Characteristics

 $V_{DD} = 2.7\text{ V to }3.6\text{ V}$ $V_{SS} = 0\text{ V}$ $T_a = -40\text{ }^{\circ}\text{C to }+85\text{ }^{\circ}\text{C}$ $C_L = 70\text{ pF}$

Parameter		Symbol	Conditions		Capacitance			Unit
					Min	Typ	Max	
Serial Interface Signal Output Timing (Synchronous Serial Transmission)								
F43	Transfer data delay time (SBO1-0)	t _{TXDD}	Fig 9-10 Fig 9-11 Fig 9-12	Normal			$\frac{t_{cyc}}{2}$	ns
				I ² C			t _{cyc} × 2	ns
F44	Transfer data hold time (transfer in progress) (SBO1-0)	t _{TXDH1}	Fig 9-10		10			ns
F45	Transfer data hold time (Transfer end timing at SBT input) (SBO1-0)	t _{TXDH2}	Fig 9-11		$\frac{t_{cy}}{2}$			ns
F46	Transfer data hold time (Transfer end timing at SBT output) (SBO1-0)	t _{TXDH3}	Fig 9-12		$\frac{t_{SCH}+t_{SCL}}{2}$			ns

AC Timing Voltage Level



(Both setup time and hold time are $V_{DD} \times 0.5$)




Fig. 9-1 System Clock Timing




Fig. 9-2 Reset Timing




Fig. 9-3 Data Transfer Signal Timing (Address/Data Separated Mode, Without Wait)




Fig. 9-4 Data Transfer Signal Timing (Address/Data Separated Mode, With Wait)




Fig. 9-5 Data Transfer Signal Timing (Address/Data Shared Mode, Without Wait)




Fig. 9-6 Data Transfer Signal Timing (Address/Data Shared Mode, With Wait)




Fig. 9-7 Data Transfer Signal Timing (Burst ROM Interface)




Fig. 9-8 Bus Authority Request Signal Timing






Fig. 9-9 Interrupt Signal Timing

Fig. 9-10 Serial Interface Signal Timing 1
(Synchronous Serial Transmission: Transfer in Progress)Fig. 9-11 Serial Interface Signal Timing 2
(Synchronous Serial Transmission: Transfer End Timing at SBT Input)




Fig. 9-12 Serial Interface Signal Timing 3
(Synchronous Serial Transmission: Transfer End Timing at SBT Output)




Fig. 9-13 Serial Interface Signal Timing 4
(Synchronous Serial Reception)




Fig. 9-14 Timer/Counter Signal Timing

A
B
C
D
E
F
G
H
I
J
K
L
M
N
O
P
Q
R
S
T
U
V
W
X
Y
Z

9-2 Data Appendix

9-2-1 List of Special Registers

About This Section

■ Description of Each Page

Each page of this chapter describes one or more registers. Each page lists the register name, address, register access, bit map, flag explanation of each bit number and supplementary explanation. The following is the layout and definition of this section.

Bit Map		Register Name	
Bit Number	Flag Name	Access	Address
R: Read only W: Write only R/W: Read/Write			
Value at reset			
Read value			
0: Always 0 1: Always 1			
Bit Number	Flag Description	Register Access	Supplemental Explanation
15	Transfer Busy/Start Flag	0: Disable 1: Transfer start/transfer in progress	
14,13	Transfer Mode	00: One byte/word transfer 01: Burst transfer 10: Two bytes/words transfer 11: Reserved	
12	Transfer Units	0: Byte 1: Word	
11	Destination Bus Width	0: 16-bit 1: 8-bit	
10	Destination Pointer Increment	0: Fixed 1: Increment	
9	Source Bus Width	0: 16-bit 1: 8-bit	
8	Source Pointer Increment	0: Fixed 1: Increment	
3-0	ATC Activation Factor Setup	0000: Software Initialization 0001: /DMAREQ1 pin input 0010: External interrupt 2 0011: External interrupt 3 0100: Timer 2 underflow interrupt 0101: Timer 6 underflow interrupt 0110: Timer 8 capture B interrupt 0111: Timer 10 underflow interrupt 1000: Timer 11 capture A interrupt 1001: Timer 12 capture B interrupt 1010: Serial 2 transmission end interrupt 1011: Serial 2 reception end interrupt 1100: Serial 3 transmission end interrupt 1101: Serial 3 reception end interrupt 1110: A/D conversion end interrupt 1111: Key interrupt	

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
WD RST	WD lng1	WD lng0	-	-	-	-	-	-	-	-	OSC ID	STOP	HALT	OSC1	OSC0
R/W	R/W	R/W	R	R	R	R	R	R	R	R	R	R/W	R/W	R/W	R/W
1	0	0	0	0	1	1	1	0	0	1	1	0	1	1	1
0/1	0/1	0/1	0	0	0	0	0	0	0	0	0/1	0/1	0/1	0/1	0/1

CPUM :
x'00FC00'

CPU Mode Control Register

16-bit access register

15	Watchdog Timer Enable	0: Enable 1: Disable and clear
14:13	Watchdog Timer Count *	00: 2 ¹⁶ 01: 2 ⁴ 10: 2 ⁸ 11: Reserved
4	System Clock Monitor	0: High-speed 1: Low-speed
3	CPU Operating Control (STOP transfer request)	0000: NORMAL mode 0001: IDLE mode 0011: SLOW mode
2	CPU Operating Control (HALT transfer request)	0100: HALT0 mode 0111: HALT1 mode 1000: STOP0 mode
1:0	Oscillator Control	1011: STOP1 mode

Setting WDRST to '0' after setting it to '1' clears the watchdog timer counting value and starts counting. The watchdog timer consists of a 17-bit binary counter counting on the oscillation clock. Therefore, clear the watchdog timer counting value within 2¹⁶ (65,536) machine cycles.

Changing the set value reduces the wait time for oscillation stabilization when returning from STOP mode. (At reset release, the wait time for oscillation stabilization is 2¹⁶ (65,536) machine cycles.

The following describes programming rules and precautions in the STOP/HALT mode.

Points for Programming

- (1) Setting the CPUM address in the address register in advance, set the CPUM register using the MOV instruction with the register indirect addressing mode.
- (2) Immediately after the MOV instruction, locate three NOPs consecutively.
- (3) Immediately before the MOV instruction, locate the JMP instruction and align to the even address. This avoids the effects by the differences of the bus widths in the memory mode or expansion mode and provides the same result when operating in any conditions.

Programming Coding Example in Assembler (as 102Ver.1.0, Ver.2.0)

```

MOV    CPUM, A0    ; Set A0 to the CPUM address.
MOV    (A0), D0    ; Transfer the contents of CPUM to D0.
OR     x'000*', D0  ; Generate the data to set the STOP/HALT mode.
JMP    STP_HLT     ; Branch unconditionally to the even address to
ALIGN   2          ; eliminate the difference of operating conditions.
STP_HLT MOV    D0, (A0) ; Set the STOP/HALT mode to CPUM.
NOP                      ; Dummy
NOP                      ; Dummy
NOP                      ; Dummy

```

Precautions

- (1) * of OR instruction varies depending on the STOP or HALT mode.
- (2) Set the ALIGN value to '2' or more in the above file when the ALIGN value is set using SECTION dummy instruction before this programming coding is described.
- (3) Code the above programming in another file of the assembler source file when the program is developed with C compiler cc 102.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
-	-	-	-	-	HSWT IOE	NWAIT IOE	WAIT SET	ARB SZ	-	WAIT IO1	WAIT IO0	-	WAIT 2	WAIT 1	WAIT 0
R	R	R	R	R	R/W	R/W	R/W	R/W	R	R/W	R/W	R	R/W	R/W	R/W
0	0	0	0	0	1	1	1	0	0	1	1	0	1	1	1
0	0	0	0	0	0/1	0/1	0/1	0/1	0	0	0/1	0	0/1	0/1	0/1

MEMCTR :
x'00FC02'

Memory Control Register

16-bit access register



In this series, set MEMCTR to x'0410' or x'0490'.

- 10 Peripheral Fixed Wait Cycle Enable Flag During Handshake Mode**
0: No Wait
1: Peripheral Fixed Wait Cycle (Always set '1' in this series.)
- 9 Peripheral Fixed Wait Cycle Enable Flag**
0: Enable 1: Disable
(Always set '0' in this series.)
- 8 Fixed Wait Mode/ Handshake Mode Switch**
0: Handshake Mode
1: Fixed Wait Mode
(Always set '0' in this series.)
- 7 Bus Width Setup Flag for Fixed Area (x'040000' to x'07FFFF')**
0: Based on /WORD pin
1: 8-bit Bus Access regardless of /WORD pin
- 5:4 Peripheral Fixed Wait Cycle**
00: No wait
01: 1 wait cycle
10: 2 wait cycles
11: 3 wait cycles
(Always set '01' in this series.)
- 2:0 Fixed Wait Cycle**
000: No wait cycle
001: 1 wait cycle
010: 2 wait cycles
011: 3 wait cycles
100: 4 wait cycles
101: 5 wait cycles
110: 6 wait cycles
111: 7 wait cycles
(Don't care in this series.)

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
-	-	-	-	-	-	-	-	-	-	GN4	GN3	GN2	GN1	GN0	-
R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0	0	0	0/1	0/1	0/1	0/1	0/1	0

5:1 Group Number of Accepted Interrupt

IAGR :

x'00FC0E'

Interrupt Accept Group Register

8/16-bit access register

IAGR is a read-only register.

I

M

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
-	-	-	-	-	-	-	-	-	-	-	-	-	-	WAIT 1	WAIT 0
R	R	R	R	R	R	R	R	R	R	R	R	R	R	R/W	R/W
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0/1	0/1

1:0 Wait Cycle for Block 0

00: No Wait
01: 1 Wait Cycle
10: 2 Wait Cycles
11: Handshake

MEMMD0 :

x'00FC30'

Memory Mode Control Register 0

16-bit access register

Set any values when block 0 is unused.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
-	-	-	-	-	-	-	BMOD	-	-	-	-	-	-	WAIT 1	WAIT 0
R	R	R	R	R	R	R	R/W	R	R	R	R	R	R	R/W	R/W
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0/1	0	0	0	0	0	0	0/1	0/1

8 Bus Mode for Block 1 0: 16-bit Bus Mode
1: 8-bit Bus Mode

1:0 Wait Cycle for Block 1 00: No Wait
01: 1 Wait Cycle
10: 2 Wait Cycles
11: Handshake

MEMMD1 :
x'00FC32'

Memory Mode Control Register 1

16-bit access register

Set any values when block 1 is unused.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
-	-	-	-	-	-	-	BMOD	-	-	-	-	-	-	WAIT 1	WAIT 0
R	R	R	R	R	R	R	R/W	R	R	R	R	R	R	R/W	R/W
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0/1	0	0	0	0	0	0	0/1	0/1

8 Bus Mode for Block 2 0: 16-bit Bus Mode
1: 8-bit Bus Mode
(Select the same bus width as the bus width set by /WORD pin.)

1:0 Wait Cycle for Block 2 00: No Wait
01: 1 Wait Cycle
10: 2 Wait Cycles
11: Handshake

MEMMD2 :
x'00FC34'

Memory Mode Control Register 2

16-bit access register

Set any values when block 2 is unused.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
-	-	-	-	-	-	-	BMOD	-	-	-	-	-	-	WAIT 1	WAIT 0
R	R	R	R	R	R	R	R/W	R	R	R	R	R	R	R/W	R/W
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0/1	0	0	0	0	0	0	0/1	0/1

8 Bus Mode for Block 3 0: 16-bit Bus Mode
1: 8-bit Bus Mode

1:0 Wait Cycle for Block 3 00: No Wait
01: 1 Wait Cycle
10: 2 Wait Cycles
11: Handshake

MEMMD3 : x'00FC36'

Memory Mode Control Register 3

16-bit access register

Set any values when block 3 is unused.

M

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
-	-	-	-	-	-	-	-	-	-	-	-	-	UNIF	WDIF	NMIF
R	R	R	R	R	R	R	R	R	R	R	R	R	R/W	R/W	R/W
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0	0	0	0	0	0	0/1	0/1	0/1

2 Nonmaskable Interrupt Request Flag by Executing Undefined Instruction 0: No interrupt requested
1: Interrupt requested

1 Nonmaskable Interrupt Request Flag by Overflowing Watchdog Timer 0: No interrupt requested
1: Interrupt requested

0 Nonmaskable Interrupt Request Flag by /NMI Pin 0: No interrupt requested
1: Interrupt requested

G0ICR : x'00FC40'

Nonmaskable Interrupt Control Register 0

8/16-bit access register

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
-	G1 LV2	G1 LV1	G1 LV0	-	TM5 IE	TM0 IE	IRQ0 IE	-	TM5 IR	TM0 IR	IRQ0 IR	-	TM5 ID	TM0 ID	IRQ0 ID
R	R/W	R/W	R/W	R	R/W	R/W	R/W	R	R/W	R/W	R/W	R	R/W	R/W	R/W
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	0/1	0/1	0/1	0	0/1	0/1	0/1	0	0/1	0/1	0/1	0	0/1	0/1	0/1

G1ICR :
x'00FC42'

Maskable Interrupt Control Register 1

8/16-bit access register

**14:12 Group 1 Interrupt
Priority Level** 000 (level 0) to 110 (level 6)

**10 Timer 5 Underflow
Interrupt Enable Flag** 0: Disable 1: Enable

**9 Timer 0 Underflow
Interrupt Enable Flag** 0: Disable 1: Enable

8 IRQ0 Interrupt Enable Flag 0: Disable 1: Enable

**6 Timer 5 Underflow
Interrupt Request Flag** 0: No interrupt requested
1: Interrupt requested

**5 Timer 0 Underflow
Interrupt Request Flag** 0: No interrupt requested
1: Interrupt requested

4 IRQ0 Interrupt Request Flag 0: No interrupt requested
1: Interrupt requested

**2 Timer 5 Underflow
Interrupt Detect Flag** 0: No interrupt detected
1: Interrupt detected

**1 Timer 0 Underflow
Interrupt Detect Flag** 0: No interrupt detected
1: Interrupt detected

0 IRQ0 Interrupt Detect Flag 0: No interrupt detected
1: Interrupt detected

Set '1' when timer 5 underflows.
Set '1' when timer 0 underflows.
Set '1' when an external inter-
rupt occurs from IRQ0 pin.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
-	G2 LV2	G2 LV1	G2 LV0	-	AN IE	TM1 IE	IRQ1 IE	-	AN IR	TM1 IR	IRQ1 IR	-	AN ID	TM1 ID	IRQ1 ID
R	R/W	R/W	R/W	R	R/W	R/W	R/W	R	R/W	R/W	R/W	R	R/W	R/W	R/W
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	0/1	0/1	0/1	0	0/1	0/1	0/1	0	0/1	0/1	0/1	0	0/1	0/1	0/1

G2ICR :
x'00FC44'

Maskable Interrupt Control Register 2

8/16-bit access register

**14:12 Group 2 Interrupt
Priority Level** 000 (level 0) to 110 (level 6)

**10 A/D Conversion End
Interrupt Enable Flag** 0: Disable 1: Enable

**9 Timer 1 Underflow
Interrupt Enable Flag** 0: Disable 1: Enable

8 IRQ1 Interrupt Enable Flag 0: Disable 1: Enable

**6 A/D Conversion End
Interrupt Request Flag** 0: No interrupt requested
1: Interrupt requested

**5 Timer 1 Underflow
Interrupt Request Flag** 0: No interrupt requested
1: Interrupt requested

4 IRQ1 Interrupt Request Flag 0: No interrupt requested
1: Interrupt requested

**2 A/D Conversion End
Interrupt Detect Flag** 0: No interrupt detected
1: Interrupt detected

**1 Timer 1 Underflow
Interrupt Detect Flag** 0: No interrupt detected
1: Interrupt detected

0 IRQ1 Interrupt Detect Flag 0: No interrupt detected
1: Interrupt detected

Set '1' when the A/D conversion ends.

Set '1' when timer 1 underflows.

Set '1' when an external interrupt occurs from IRQ1 pin.

G

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
-	G3 LV2	G3 LV1	G3 LV0	SC0R IE	SC0T IE	TM2 IE	IRQ2 IE	SC0R IR	SC0T IR	TM2 IR	IRQ2 IR	SC0R ID	SC0T ID	TM2 ID	IRQ2 ID
R	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1

G3ICR :
x'00FC46'

Maskable Interrupt Control Register 3

8/16-bit access register

**14:12 Group 3 Interrupt
Priority Level** 000 (level 0) to 110 (level 6)

11	Serial 0 Reception End Interrupt Enable Flag	0: Disable 1: Enable
10	Serial 0 Transmission End Interrupt Enable Flag	0: Disable 1: Enable
9	Timer 2 Underflow Interrupt Enable Flag	0: Disable 1: Enable
8	IRQ2 Interrupt Enable Flag	0: Disable 1: Enable
7	Serial 0 Reception End Interrupt Request Flag	0: No interrupt requested 1: Interrupt requested
6	Serial 0 Transmission End Interrupt Request Flag	0: No interrupt requested 1: Interrupt requested
5	Timer 2 Underflow Interrupt Request Flag	0: No interrupt requested 1: Interrupt requested
4	IRQ2 Interrupt Request Flag	0: No interrupt requested 1: Interrupt requested
3	Serial 0 Reception End Interrupt Detect Flag	0: No interrupt detected 1: Interrupt detected
2	Serial 0 Transmission End Interrupt Detect Flag	0: No interrupt detected 1: Interrupt detected
1	Timer 2 Underflow Interrupt Detect Flag	0: No interrupt detected 1: Interrupt detected
0	IRQ2 Interrupt Detect Flag	0: No interrupt detected 1: Interrupt detected

Set '1' when the serial 0 reception ends.
Set '1' when the serial 0 transmission ends.
Set '1' when timer 2 underflows.
Set '1' when an external interrupt occurs from IRQ2 pin.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
-	G4 LV2	G4 LV1	G4 LV0	SC1R IE	SC1T IE	TM3 IE	IRQ3 IE	SC1R IR	SC1T IR	TM3 IR	IRQ3 IR	SC1R ID	SC1T ID	TM3 ID	IRQ3 ID
R	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1

G4ICR :
x'00FC48'

Maskable Interrupt Control Register 4

8/16-bit access register

**14:12 Group 4 Interrupt
Priority Level** 000 (level 0) to 110 (level 6)

11	Serial 1 Reception End Interrupt Enable Flag	0: Disable 1: Enable
10	Serial 1 Transmission End Interrupt Enable Flag	0: Disable 1: Enable
9	Timer 3 Underflow Interrupt Enable Flag	0: Disable 1: Enable
8	IRQ3 Interrupt Enable Flag	0: Disable 1: Enable
7	Serial 1 Reception End Interrupt Request Flag	0: No interrupt requested 1: Interrupt requested
6	Serial 1 Transmission End Interrupt Request Flag	0: No interrupt requested 1: Interrupt requested
5	Timer 3 Underflow Interrupt Request Flag	0: No interrupt requested 1: Interrupt requested
4	IRQ3 Interrupt Request Flag	0: No interrupt requested 1: Interrupt requested
3	Serial 1 Reception End Interrupt Detect Flag	0: No interrupt detected 1: Interrupt detected
2	Serial 1 Transmission End Interrupt Detect Flag	0: No interrupt detected 1: Interrupt detected
1	Timer 3 Underflow Interrupt Detect Flag	0: No interrupt detected 1: Interrupt detected
0	IRQ3 Interrupt Detect Flag	0: No interrupt detected 1: Interrupt detected

Set '1' when the serial 1 reception ends.
Set '1' when the serial 1 transmission ends.
Set '1' when timer 3 underflows.
Set '1' when an external interrupt occurs from IRQ3 pin.

G

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
-	G5 LV2	G5 LV1	G5 LV0	*Note	*Note	TM4 IE	IRQ4 IE	*Note	*Note	TM4 IR	IRQ4 IR	-	-	TM4 ID	IRQ4 ID
R	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R	R	R	R
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0	0	0/1	0/1

*Note: Always set 0.

G5ICR :
x'00FC4A'

Maskable Interrupt
Control Register 5

8/16-bit access register

14:12 Group 5 Interrupt 000 (level 0) to 110 (level 6)
Priority Level

9 Timer 4 Underflow 0: Disable 1: Enable
Interrupt Enable Flag

8 IRQ4 Interrupt Enable Flag 0: Disable 1: Enable

5 Timer 4 Underflow 0: No interrupt requested
Interrupt Request Flag 1: Interrupt requested

4 IRQ4 Interrupt Request Flag 0: No interrupt requested
 1: Interrupt requested

1 Timer 4 Underflow 0: No interrupt detected
Interrupt Detect Flag 1: Interrupt detected

0 IRQ4 Interrupt Detect Flag 0: No interrupt detected
 1: Interrupt detected

Set '1' when timer 4 underflows.
Set '1' when an external interrupt occurs from IRQ4 pin.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
-	G6 LV2	G6 LV1	G6 LV0	ATC IE	TM6B IE	TM6A IE	TM6U IE	ATC IR	TM6B IR	TM6A IR	TM6U IR	ATC ID	TM6B ID	TM6A ID	TM6U ID
R	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R	R	R	R
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1

G6ICR :
x'00FC4C'

**Maskable Interrupt
Control Register 6**

8/16-bit access register

**14:12 Group 6 Interrupt
Priority Level** 000 (level 0) to 110 (level 6)

**11 ATC Transfer End
Interrupt Enable Flag** 0: Disable 1: Enable

**10 Timer 6 Compare/Capture
Interrupt B Enable Flag** 0: Disable 1: Enable

**9 Timer 6 Compare/Capture
Interrupt A Enable Flag** 0: Disable 1: Enable

**8 Timer 6 Underflow
Interrupt Enable Flag** 0: Disable 1: Enable

**7 ATC Transfer End
Interrupt Request Flag** 0: No interrupt requested
1: Interrupt requested

**6 Timer 6 Compare/Capture
Interrupt B Request Flag** 0: No interrupt requested
1: Interrupt requested

**5 Timer 6 Compare/Capture
Interrupt A Request Flag** 0: No interrupt requested
1: Interrupt requested

**4 Timer 6 Underflow
Interrupt Request Flag** 0: No interrupt requested
1: Interrupt requested

**3 ATC Transfer End
Interrupt Detect Flag** 0: No interrupt detected
1: Interrupt detected

**2 Timer 6 Compare/Capture
Interrupt B Detect Flag** 0: No interrupt detected
1: Interrupt detected

**1 Timer 6 Compare/Capture
Interrupt A Detect Flag** 0: No interrupt detected
1: Interrupt detected

**0 Timer 6 Underflow
Interrupt Detect Flag** 0: No interrupt detected
1: Interrupt detected

Set '1' when ATC transfer ends.
Set '1' when a timer 6 underflow
interrupt or compare/capture in-
terrupt occurs.

G

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
-	G7 LV2	G7 LV1	G7 LV0	-	TM7B IE	TM7A IE	TM7U IE	-	TM7B IR	TM7A IR	TM7U IR	-	TM7B ID	TM7A ID	TM7U ID
R	R/W	R/W	R/W	R	R/W	R/W	R/W	R	R/W	R/W	R/W	R	R	R	R
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	0/1	0/1	0/1	0	0/1	0/1	0/1	0	0/1	0/1	0/1	0	0/1	0/1	0/1

G7ICR :
x'00FC4E'

**Maskable Interrupt
Control Register 7**

8/16-bit access register

**14:12 Group 7 Interrupt
Priority Level** 000 (level 0) to 110 (level 6)

**10 Timer 7 Compare/Capture
Interrupt B Enable Flag** 0: Disable 1: Enable

**9 Timer 7 Compare/Capture
Interrupt A Enable Flag** 0: Disable 1: Enable

**8 Timer 7 Underflow
Interrupt Enable Flag** 0: Disable 1: Enable

**6 Timer 7 Compare/Capture
Interrupt B Request Flag** 0: No interrupt requested
1: Interrupt requested

**5 Timer 7 Compare/Capture
Interrupt A Request Flag** 0: No interrupt requested
1: Interrupt requested

**4 Timer 7 Underflow
Interrupt Request Flag** 0: No interrupt requested
1: Interrupt requested

**2 Timer 7 Compare/Capture
Interrupt B Detect Flag** 0: No interrupt detected
1: Interrupt detected

**1 Timer 7 Compare/Capture
Interrupt A Detect Flag** 0: No interrupt detected
1: Interrupt detected

**0 Timer 7 Underflow
Interrupt Detect Flag** 0: No interrupt detected
1: Interrupt detected

Set '1' when a timer 7 underflow interrupt or compare/capture interrupt occurs.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
-	-	-	-	-	-	IRQ4 TG1	IRQ4 TG0	IRQ3 TG1	IRQ3 TG0	IRQ2 TG1	IRQ2 TG0	IRQ1 TG1	IRQ1 TG0	IRQ0 TG1	IRQ0 TG0
R	R	R	R	R	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1

**9:8 Set Trigger Conditions
for IRQ4 Pin Interrupt**

00: Low level
01: High level
10: Negative edge
11: Positive edge

**7:6 Set Trigger Conditions
for IRQ3 Pin Interrupt**

00: Low level
01: High level
10: Negative edge
11: Positive edge

**5:4 Set Trigger Conditions
for IRQ2 Pin Interrupt**

00: Low level
01: High level
10: Negative edge
11: Positive edge

**3:2 Set Trigger Conditions
for IRQ1 Pin Interrupt**

00: Low level
01: High level
10: Negative edge
11: Positive edge

**1:0 Set Trigger Conditions
for IRQ0 Pin Interrupt**

00: Low level
01: High level
10: Negative edge
11: Positive edge

EXTMD :

x'00FC50'

External Interrupt

Edge Setup Register

8/16-bit access register

IRQTRG sets the trigger conditions for external interrupts.

E

G

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
WE SHT	-	-	-	-	-	-	NALE EN	-	-	BRPG 1	BRPG 0	-	-	BREN 1	BREN 0
R/W	R	R	R	R	R	R	R/W	R	R	R/W	R/W	R	R	R/W	R/W
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0/1	0	0	0	0	0	0	0/1	0	0	0/1	0/1	0	0	0/1	0/1

EXMCTR :
x'00FD00'

External Memory Control Register

8/16-bit access register

- 15 WEH, WEL Pulse Width Shortening** 0: Disbale 1: Enable
- 8 ALE Signal Polarity** 0: Positive logic 1: Negative logic
- 5:4 Page Size of ROM Burst Mode** 00: 4 bytes 01: 8 bytes 10: 16 bytes 11: Reserved
- 1:0 ROM Burst Mode** 00: Disable 01: Reserved 10: Enable (without penalty) 11: Enable (with penalty)

Setting a page size of ROM burst mode is invalid when ROM burst mode is disabled.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ATC EN	OVR EF	-	ATC DIR	-	-	ATC END9	ATC END8	ATC END7	ATC END6	ATC END5	ATC END4	ATC END3	ATC END2	ATC END1	ATC END0
R/W	R/W	R	R/W	R	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0/1	0/1	0	0/1	0	0	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1

ATCCTR :
x'00FD10'

ATC Control Register

8/16-bit access register

- 15 ATC Enable** 0: Disbale 1: Enable
- 14 Overrun Error Flag** 0: No error 1: Error
- 13 ATC Transfer Direction** 0: From serial ch 0 to Internal RAM 1: From Internal RAM to serial ch 0
- 9:0 ATC End Address** Set the ATC end address (the lower 10 bits of the internal RAM area)

The upper 14 bits are fixed at '00000000111000' because the internal RAM addresses for TC operation are x'00E000' to x'00E3FF'. Set the larger value than the ATCBC value.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
-	-	-	-	-	-	ATC BC9	ATC BC8	ATC BC7	ATC BC6	ATC BC5	ATC BC4	ATC BC3	ATC BC2	ATC BC1	ATC BC0
R	R	R	R	R	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1

ATCBC :
x'00FD12'

ATC Binary Counter

8/16-bit access register

9:0 **ATC Transfer Address**

Set the ATC start address
(the lower 10 bits of the internal RAM
area) (Read the internal RAM address
where the chip accesses next during ATC
operation.)

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SC0 TEN	SC0 REN	SC0 BRE	SC0 I2C	SC0 PTL	-	SC0 OD	SC0 I2CM	SC0 LN	SC0 PTY2	SC0 PTY1	SC0 PTY0	SC0 SB	SC0 POD	SC0 S1	SC0 S0
R/W	R/W	R/W	R/W	R/W	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0/1	0/1	0/1	0/1	0/1	0	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1

SC0CTR :**x'00FD80'****Serial 0 Control Register**

8/16-bit access register

15	Transmit Enable	0: Disable	1: Enable	
14	Receive Enable	0: Disable	1: Enable	
13	Break Transmission	0: Don't break	1: Break (Set SBO to 0)	
12	I²C Start or Stop Sequence	0: Stop sequence output when changing this bit from 1 to 0. 1: Start sequence output when changing this bit from 0 to 1.		
11	Protocol Selection	0: Asynchronous mode 1: Clock synchronous mode, I ² C mode		
9	Bit Order Selection	0: LSB first 1: MSB first (select only when the character length is 8-bit.)		
		When 7-bit transfer is selected, the bit order is set only to 'LSB first'.		
8	I²C mode Selection	0: I ² C mode off	1: I ² C mode on	
7	Character Length	0: 7-bit	1: 8-bit	
6:4	Parity Bit Selection	000: None 100: 0 (output low) 101: 1 (output high) 110: Even (1s are even) 111: Odd (1s are odd) Others: Reserved		
3	Stop Bit Selection	0: 1-bit	1: 2-bit	
2	Open-drain Control for I²C pin	0: Off	1: On	The stop bit is set only during asynchronous mode.
1:0	Serial 0 Clock Source Selection	00: SBT0 pin 01: Timer 2 underflow/16 10: Timer 2 underflow/2 11: Timer 3 underflow/16		

7	6	5	4	3	2	1	0
SC0 TRB7	SC0 TRB6	SC0 TRB5	SC0 TRB4	SC0 TRB3	SC0 TRB2	SC0 TRB1	SC0 TRB0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0	0	0	0	0	0	0	0
0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1

7:0 Serial Transmit/Receive Data

SC0TRB :
x'00FD82'

**Serial 0 Transmit/
Receive Buffer**

8-bit access register

Transmission starts by writing the data into this register. The transmission starts after 1 cycle or 2 cycles of the transmission clock. In 7-bit transfer, the MSB (bit 7) is ignored. Writing to SC0TRB register must be operated after verifying that the transmission is not in progress.

The data is received by reading this register. The data is read when an interrupt occurs or the SC0RXA flag of the SC0STR register is 1. In 7-bit transfer, the MSB (bit 7) becomes 0.

7	6	5	4	3	2	1	0
SC0 TBY	SC0 RBY	SC0 ISP	SC0 RXA	SC0 IST	SC0 FE	SC0 PE	SC0 OE
R	R	R	R	R	R	R	R
0	0	0	0	0	0	0	0
0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1

7	Transmission Busy Flag	0: Ready to transmit 1: Transmission in progress
6	Reception Busy Flag	0: Ready to receive 1: Reception in progress
5	I²C Stop Sequence Detect	0: Undetected 1: Detected
4	Received Data	0: No received data 1: Received data
3	I²C Start Sequence Detect	0: Undetected 1: Detected
2	Framing Error	0: No error 1: Error
1	Parity Error	0: No error 1: Error
0	Overrun Error	0: No error 1: Error

SC0STR :
x'00FD83'

Serial 0 Status Register

8-bit access register
(16-bit access is possible
from even address)

A framing error occurs when the stop bit is 0. Framing error data is updated whenever the stop bit is received.

A parity error occurs when the parity bit is 1 although it is set to 0, when the parity bit is 0 although it is set to 1, when the parity bit is odd although it is set to even, and when the parity bit is even although it is set to odd. Parity error data is updated whenever the parity bit is received.

An overrun error occurs when the next data is received completely before the CPU reads the received data (SC3TRB). Overrun error data is updated whenever the last data bit (seventh or eighth bit) is received.

Do not use the SC3RBY flag to set polling for the received data wait in clock synchronous mode. Use the interrupt service routine, the serial interrupt flag or the SC3RXA flag.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SC1 TEN	SC1 REN	SC1 BRE	SC1 I2C	SC1 PTL	-	SC1 OD	SC1 I2CM	SC1 LN	SC1 PTY2	SC1 PTY1	SC1 PTY0	SC1 SB	SC1 POD	SC1 S1	SC1 S0
R/W	R/W	R/W	R/W	R/W	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0/1	0/1	0/1	0/1	0/1	0	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1

SC1CTR :**x'00FD90'****Serial 1 Control Register**

8/16-bit access register

15	Transmit Enable	0: Disable	1: Enable	
14	Receive Enable	0: Disable	1: Enable	
13	Break Transmission	0: Don't break	1: Break (Set SBO to 0)	
12	I²C Start or Stop Sequence	0: Stop sequence output when changing this bit from 1 to 0. 1: Start sequence output when changing this bit from 0 to 1.		
11	Protocol Selection	0: Asynchronous mode 1: Clock synchronous mode, I ² C mode		
9	Bit Order Selection	0: LSB first 1: MSB first (select only when the character length is 8-bit.)	When 7-bit transfer is selected, the bit order is set only to 'LSB first'.	
8	I²C mode Selection	0: I ² C mode off	1: I ² C mode on	
7	Character Length	0: 7-bit	1: 8-bit	
6:4	Parity Bit Selection	000: None 100: 0 (output low) 101: 1 (output high) 110: Even (1s are even) 111: Odd (1s are odd) Others: Reserved		
3	Stop Bit Selection	0: 1-bit	1: 2-bit	
2	Open-drain Control for I²C pin	0: Off	1: On	The stop bit is set only during asynchronous mode.
1:0	Serial 1 Clock Source Selection	00: SBT1 pin 01: Timer 2 underflow/16 10: Timer 2 underflow/2 11: Timer 3 underflow/16		

7	6	5	4	3	2	1	0
SC1 TRB7	SC1 TRB6	SC1 TRB5	SC1 TRB4	SC1 TRB3	SC1 TRB2	SC1 TRB1	SC1 TRB0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0	0	0	0	0	0	0	0
0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1

7:0 Serial Transmit/Receive Data

SC1TRB :
x'00FD92'

**Serial 1 Transmit/
Receive Buffer**

8-bit access register

Transmission starts by writing the data into this register. The transmission starts after 1 cycle or 2 cycles of the trasmission clock. In 7-bit transfer, the MSB (bit 7) is ignored. Writing to SC1TRB register must be operated after verifying that the transmission is not in progress.

The data is received by reading this register. The data is read when an interrupt occurs or the SC1RXA flag of the SC1STR register is 1. In 7-bit transfer, the MSB (bit 7) becomes 0.

7	6	5	4	3	2	1	0
SC1 TBY	SC1 RBY	SC1 ISP	SC1 RXA	SC1 IST	SC1 FE	SC1 PE	SC1 OE
R	R	R	R	R	R	R	R
0	0	0	0	0	0	0	0
0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1

7	Transmission Busy Flag	0: Ready to transmit 1: Transmission in progress
6	Reception Busy Flag	0: Ready to receive 1: Reception in progress
5	I²C Stop Sequence Detect	0: Undetected 1: Detected
4	Received Data	0: No received data 1: Received data
3	I²C Start Sequence Detect	0: Undetected 1: Detected
2	Framing Error	0: No error 1: Error
1	Parity Error	0: No error 1: Error
0	Overrun Error	0: No error 1: Error

SC1STR :
x'00FD93'

Serial 1 Status Register

8-bit access register
(16-bit access is possible
from even address)

A framing error occurs when the stop bit is 0. Framing error data is updated whenever the stop bit is received.

A parity error occurs when the parity bit is 1 although it is set to 0, when the parity bit is 0 although it is set to 1, when the parity bit is odd although it is set to even, and when the parity bit is even although it is set to odd. Parity error data is updated whenever the parity bit is received.

An overrun error occurs when the next data is received completely before the CPU reads the received data (SC3TRB). Overrun error data is updated whenever the last data bit (seventh or eighth bit) is received.

Do not use the SC3RBY flag to set polling for the received data wait in clock synchronous mode. Use the interrupt service routine, the serial interrupt flag or the SC3RXA flag.

S

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
-	AN NCH2	AN NCH1	AN NCH0	-	AN 1CH2	AN 1CH1	AN 1CH0	AN EN	AN TM1	-	-	AN CK1	AN CK0	AN MD1	AN MD0
R	R/W	R/W	R/W	R	R/W	R/W	R/W	R/W	R/W	R	R	R/W	R/W	R/W	R/W
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	0/1	0/1	0/1	0	0/1	0/1	0/1	0/1	0/1	0	0	0/1	0/1	0/1	0/1

ANCTR :**x'00FF00'**

A/D Converter Control Register

8/16-bit access register

14:12	Channel Selection for Multiple Channel Conversion	000: Convert AN0
		001: Convert from AN0 to AN1
		010: Convert from AN0 to AN2
		011: Convert from AN0 to AN3
		100: Convert from AN0 to AN4
		101: Convert from AN0 to AN5
		110: Convert from AN0 to AN6
		111: Convert from AN0 to AN7
10:8	Channel Selection for Single Channel Conversion	000: Convert AN0
		001: Convert AN1
		010: Convert AN2
		011: Convert AN3
		100: Convert AN4
		101: Convert AN5
		110: Convert AN6
		111: Convert AN7
7	Conversion Start/Execution Flag	0: Reserved
		1: Conversion start/Conversion in progress
6	Conversion Start at Timer 1 underflow	0: Disable
		1: Enable
3:2	Clock Source Selection	00: SYSCLK
		01: SYSCLK/2
		10: SYSCLK/4
		11: SYSCLK/8
1:0	Operating Mode Selection	00: Single channel, single conversion
		01: Multiple channels, single conversion
		10: Single channel, continuous conversion
		11: Multiple channels, continuous conversion

7	6	5	4	3	2	1	0
AN0 BUF7	AN0 BUF6	AN0 BUF5	AN0 BUF4	AN0 BUF3	AN0 BUF2	AN0 BUF1	AN0 BUF0
R	R	R	R	R	R	R	R
*Note	*Note	*Note	*Note	*Note	*Note	*Note	*Note
0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1

*Note: Undefined

7:0 A/D Conversion Result of Ch 0 (AN0 Pin)**AN0BUF :****x'00FDA8'****A/D 0 Conversion Data Buffer**

8/16-bit access register

AN0BUF is a read-only buffer.

7	6	5	4	3	2	1	0
AN1 BUF7	AN1 BUF6	AN1 BUF5	AN1 BUF4	AN1 BUF3	AN1 BUF2	AN1 BUF1	AN1 BUF0
R	R	R	R	R	R	R	R
*Note	*Note	*Note	*Note	*Note	*Note	*Note	*Note
0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1

*Note: Undefined

7:0 A/D Conversion Result of Ch 1 (AN1 Pin)**AN1BUF :****x'00FDA9'****A/D 1 Conversion Data Buffer**8-bit access register
(16-bit access is possible
from even address)

AN1BUF is a read-only buffer.

7	6	5	4	3	2	1	0
AN2 BUF7	AN2 BUF6	AN2 BUF5	AN2 BUF4	AN2 BUF3	AN2 BUF2	AN2 BUF1	AN2 BUF0
R	R	R	R	R	R	R	R
*Note	*Note	*Note	*Note	*Note	*Note	*Note	*Note
0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1

*Note: Undefined

7:0 A/D Conversion Result of Ch 2 (AN2 Pin)**AN2BUF :****x'00FDAA'****A/D 2 Conversion Data Buffer**

8/16-bit access register

AN2BUF is a read-only buffer.

7	6	5	4	3	2	1	0
AN3 BUF7	AN3 BUF6	AN3 BUF5	AN3 BUF4	AN3 BUF3	AN3 BUF2	AN3 BUF1	AN3 BUF0
R	R	R	R	R	R	R	R
*Note	*Note	*Note	*Note	*Note	*Note	*Note	*Note
0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1

*Note: Undefined

7:0 A/D Conversion Result of Ch 3 (AN3 Pin)

7	6	5	4	3	2	1	0
AN4 BUF7	AN4 BUF6	AN4 BUF5	AN4 BUF4	AN4 BUF3	AN4 BUF2	AN4 BUF1	AN4 BUF0
R	R	R	R	R	R	R	R
*Note	*Note	*Note	*Note	*Note	*Note	*Note	*Note
0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1

*Note: Undefined

7:0 A/D Conversion Result of Ch 4 (AN4 Pin)

7	6	5	4	3	2	1	0
AN5 BUF7	AN5 BUF6	AN5 BUF5	AN5 BUF4	AN5 BUF3	AN5 BUF2	AN5 BUF1	AN5 BUF0
R	R	R	R	R	R	R	R
*Note	*Note	*Note	*Note	*Note	*Note	*Note	*Note
0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1

*Note: Undefined

7:0 A/D Conversion Result of Ch 5 (AN5 Pin)**AN3BUF :****x'00FDAB'****A/D 3 Conversion Data Buffer**

8-bit access register
(16-bit access is possible
from even address)

AN3BUF is a read-only buffer.

AN4BUF :**x'00FDAC'****A/D 4 Conversion Data Buffer**

8/16-bit access register

AN4BUF is a read-only buffer.

AN5BUF :**x'00FDAD'****A/D 5 Conversion Data Buffer**

8-bit access register
(16-bit access is possible
from even address)

AN5BUF is a read-only buffer.

7	6	5	4	3	2	1	0
AN6 BUF7	AN6 BUF6	AN6 BUF5	AN6 BUF4	AN6 BUF3	AN6 BUF2	AN6 BUF1	AN6 BUF0
R	R	R	R	R	R	R	R
*Note	*Note	*Note	*Note	*Note	*Note	*Note	*Note
0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1

*Note: Undefined

7:0 A/D Conversion Result of Ch 6 (AN6 Pin)**AN6BUF :****x'00FDAE'****A/D 6 Conversion Data Buffer**

8/16-bit access register

AN6BUF is a read-only buffer.

7	6	5	4	3	2	1	0
AN7 BUF7	AN7 BUF6	AN7 BUF5	AN7 BUF4	AN7 BUF3	AN7 BUF2	AN7 BUF1	AN7 BUF0
R	R	R	R	R	R	R	R
*Note	*Note	*Note	*Note	*Note	*Note	*Note	*Note
0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1

*Note: Undefined

7:0 A/D Conversion Result of Ch 7 (AN7 Pin)**AN7BUF :****x'00FDAF'****A/D 7 Conversion Data Buffer**8-bit access register
(16-bit access is possible
from even address)

AN7BUF is a read-only buffer.

7	6	5	4	3	2	1	0
TM0 BC7	TM0 BC6	TM0 BC5	TM0 BC4	TM0 BC3	TM0 BC2	TM0 BC1	TM0 BC0
R	R	R	R	R	R	R	R
0	0	0	0	0	0	0	0
0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1

7:0 **Timer 0 Count Value**

7	6	5	4	3	2	1	0
TM1 BC7	TM1 BC6	TM1 BC5	TM1 BC4	TM1 BC3	TM1 BC2	TM1 BC1	TM1 BC0
R	R	R	R	R	R	R	R
0	0	0	0	0	0	0	0
0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1

7:0 **Timer 1 Count Value**

7	6	5	4	3	2	1	0
TM2 BC7	TM2 BC6	TM2 BC5	TM2 BC4	TM2 BC3	TM2 BC2	TM2 BC1	TM2 BC0
R	R	R	R	R	R	R	R
0	0	0	0	0	0	0	0
0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1

7:0 **Timer 2 Count Value**

TM0BC :
x'00FE00'

Timer 0 Binary Counter

8/16-bit access register

TM0BC is a read-only register.

TM1BC :
x'00FE01'

Timer 1 Binary Counter

8-bit access register
(16-bit access is possible
from even address)

TM1BC is a read-only register.

TM2BC :
x'00FE02'

Timer 2 Binary Counter

8/16-bit access register

TM2BC is a read-only register.

7	6	5	4	3	2	1	0
TM3 BC7	TM3 BC6	TM3 BC5	TM3 BC4	TM3 BC3	TM3 BC2	TM3 BC1	TM3 BC0
R	R	R	R	R	R	R	R
0	0	0	0	0	0	0	0
0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1

7:0 Timer 3 Count Value

7	6	5	4	3	2	1	0
TM4 BC7	TM4 BC6	TM4 BC5	TM4 BC4	TM4 BC3	TM4 BC2	TM4 BC1	TM4 BC0
R	R	R	R	R	R	R	R
0	0	0	0	0	0	0	0
0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1

7:0 Timer 4 Count Value

7	6	5	4	3	2	1	0
TM5 BC7	TM5 BC6	TM5 BC5	TM5 BC4	TM5 BC3	TM5 BC2	TM5 BC1	TM5 BC0
R	R	R	R	R	R	R	R
0	0	0	0	0	0	0	0
0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1

7:0 Timer 5 Count Value

TM3BC :
x'00FE03'

Timer 3 Binary Counter

8-bit access register
(16-bit access is possible from even address)

TM3BC is a read-only register.

TM4BC :
x'00FE04'

Timer 4 Binary Counter

8/16-bit access register

TM4BC is a read-only register.

TM5BC :
x'00FE05'

Timer 5 Binary Counter

8-bit access register
(16-bit access is possible from even address)

TM5BC is a read-only register.

T

7	6	5	4	3	2	1	0
TM0 BR7	TM0 BR6	TM0 BR5	TM0 BR4	TM0 BR3	TM0 BR2	TM0 BR1	TM0 BR0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0	0	0	0	0	0	0	0
0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1

7:0 Timer 0 Count Cycle

Set the count cycle (2 to 256). Timer 0 counts the set value plus 1. The valid range for TM0BR is 0 to 255.

7	6	5	4	3	2	1	0
TM1 BR7	TM1 BR6	TM1 BR5	TM1 BR4	TM1 BR3	TM1 BR2	TM1 BR1	TM1 BR0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0	0	0	0	0	0	0	0
0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1

7:0 Timer 1 Count Cycle

Set the count cycle (2 to 256). Timer 1 counts the set value plus 1. The valid range for TM1BR is 0 to 255.

7	6	5	4	3	2	1	0
TM2 BR7	TM2 BR6	TM2 BR5	TM2 BR4	TM2 BR3	TM2 BR2	TM2 BR1	TM2 BR0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0	0	0	0	0	0	0	0
0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1

7:0 Timer 2 Count Cycle

Set the count cycle (2 to 256). Timer 2 counts the set value plus 1. The valid range for TM2BR is 0 to 255.

TM0BR :**x'00FE10'****Timer 0 Base Register**

8/16-bit access register

TM0BR is set to 0 after timer 0 starts. See "4-2 8-bit Timer Setup Examples" for details.

TM1BR :**x'00FE11'****Timer 1 Base Register**

8-bit access register
(16-bit access is possible from even address)

TM1BR is set to 0 after timer 1 starts. See "4-2 8-bit Timer Setup Examples" for details.

TM2BR :**x'00FE12'****Timer 2 Base Register**

8/16-bit access register

TM2BR is set to 0 after timer 2 starts. See "4-2 8-bit Timer Setup Examples" for details.

7	6	5	4	3	2	1	0
TM3 BR7	TM3 BR6	TM3 BR5	TM3 BR4	TM3 BR3	TM3 BR2	TM3 BR1	TM3 BR0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0	0	0	0	0	0	0	0
0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1

7:0 Timer 3 Count Cycle

Set the count cycle (2 to 256). Timer 3 counts the set value plus 1. The valid range for TM3BR is 0 to 255.

7	6	5	4	3	2	1	0
TM4 BR7	TM4 BR6	TM4 BR5	TM4 BR4	TM4 BR3	TM4 BR2	TM4 BR1	TM4 BR0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0	0	0	0	0	0	0	0
0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1

7:0 Timer 4 Count Cycle

Set the count cycle (2 to 256). Timer 4 counts the set value plus 1. The valid range for TM4BR is 0 to 255.

7	6	5	4	3	2	1	0
TM5 BR7	TM5 BR6	TM5 BR5	TM5 BR4	TM5 BR3	TM5 BR2	TM5 BR1	TM5 BR0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0	0	0	0	0	0	0	0
0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1

7:0 Timer 5 Count Cycle

Set the count cycle (2 to 256). Timer 5 counts the set value plus 1. The valid range for TM5BR is 0 to 255.

TM3BR :**x'00FE13'****Timer 3 Base Register**

8-bit access register
(16-bit access is possible from even address)

TM3BR is set to 0 after timer 3 starts. See "4-2 8-bit Timer Setup Examples" for details.

TM4BR :**x'00FE14'****Timer 4 Base Register**

8/16-bit access register

TM4BR is set to 0 after timer 4 starts. See "4-2 8-bit Timer Setup Examples" for details.

TM5BR :**x'00FE15'****Timer 5 Base Register**

8-bit access register
(16-bit access is possible from even address)

TM5BR is set to 0 after timer 5 starts. See "4-2 8-bit Timer Setup Examples" for details.

T

7	6	5	4	3	2	1	0
TM0 EN	TM0 LD	-	-	-	-	TM0 S1	TM0 S0
R/W	R/W	R	R	R	R	R/W	R/W
0	0	0	0	0	0	0	0
0/1	0/1	0	0	0	0	0/1	0/1

- 7 TM0BC Count** 0: Disable
1: Enable
- 6 TM0BR Setup** 0: Disable
1: Load TM0BR to TM0BC,
Reset the 1/2 divisor circuit,
Fix TMIO output to 0.
- 1:0 Clock Source Selection** 00: TM0IO pin clock (Event timer)
01: System clock/128
10: System clock
11: Low-speed clock (32 kHz)/4

7	6	5	4	3	2	1	0
TM1 EN	TM1 LD	-	-	-	-	TM1 S1	TM1 S0
R/W	R/W	R	R	R	R	R/W	R/W
0	0	0	0	0	0	0	0
0/1	0/1	0	0	0	0	0/1	0/1

- 7 TM1BC Count** 0: Disable
1: Enable
- 6 TM1BR Setup** 0: Disable
1: Load TM1BR to TM1BC,
Reset the 1/2 divisor circuit,
Fix TMIO output to 0.
- 1:0 Clock Source Selection** 00: TM1IO pin clock (Event timer)
01: Low-speed clock (32 kHz)/4
10: Timer 0 output clock
11: System clock

TM0MD :**x'00FE20'****Timer 0 Mode Register**

8/16-bit access register

TM1MD :**x'00FE21'****Timer 1 Mode Register**8-bit access register
(16-bit access is possible
from even address)

7	6	5	4	3	2	1	0
TM2 EN	TM2 LD	-	-	-	-	TM2 S1	TM2 S0
R/W	R/W	R	R	R	R	R/W	R/W
0	0	0	0	0	0	0	0
0/1	0/1	0	0	0	0	0/1	0/1

TM2MD :**x'00FE22'****Timer 2 Mode Register**

8/16-bit access register

- 7 TM2BC Count** 0: Disable
1: Enable
- 6 TM2BR Setup** 0: Disable
1: Load TM2BR to TM2BC,
Reset the 1/2 divisor circuit,
Fix TMIO output to 0.
- 1:0 Clock Source Selection** 00: TM2IO pin clock (Event timer)
01: Timer 1 cascade
10: Timer 0 output clock
11: System clock

7	6	5	4	3	2	1	0
TM3 EN	TM3 LD	-	-	-	-	TM3 S1	TM3 S0
R/W	R/W	R	R	R	R	R/W	R/W
0	0	0	0	0	0	0	0
0/1	0/1	0	0	0	0	0/1	0/1

TM3MD :**x'00FE23'****Timer 3 Mode Register**8-bit access register
(16-bit access is possible
from even address)

- 7 TM3BC Count** 0: Disable
1: Enable
- 6 TM3BR Setup** 0: Disable
1: Load TM3BR to TM3BC,
Reset the 1/2 divisor circuit,
Fix TMIO output to 0.
- 1:0 Clock Source Selection** 00: TM3IO pin clock (Event timer)
01: Timer 2 cascade
10: Timer 0 output clock
11: System clock

T

7	6	5	4	3	2	1	0
TM4 EN	TM4 LD	-	-	-	-	TM4 S1	TM4 S0
R/W	R/W	R	R	R	R	R/W	R/W
0	0	0	0	0	0	0	0
0/1	0/1	0	0	0	0	0/1	0/1

- 7 TM4BC Count** 0: Disable
1: Enable
- 6 TM4BR Setup** 0: Disable
1: Load TM4BR to TM4BC,
Reset the 1/2 divisor circuit,
Fix TMIO output to 0.
- 1:0 Clock Source Selection** 00: TM4IO pin clock (Event timer)
01: Timer 3 cascade
10: Timer 0 output clock
11: Low-speed clock (32 kHz)/4

7	6	5	4	3	2	1	0
TM5 EN	TM5 LD	-	-	-	-	TM5 S1	TM5 S0
R/W	R/W	R	R	R	R	R/W	R/W
0	0	0	0	0	0	0	0
0/1	0/1	0	0	0	0	0/1	0/1

- 7 TM5BC Count** 0: Disable
1: Enable
- 6 TM5BR Setup** 0: Disable
1: Load TM5BR to TM5BC,
Reset the 1/2 divisor circuit,
Fix TMIO output to 0.
- 1:0 Clock Source Selection** 00: TM5IO pin clock (Event timer)
01: Timer 4 cascade
10: Timer 0 output clock
11: Low-speed clock (32 kHz)/4

TM4MD :**x'00FE24'****Timer 4 Mode Register**

8/16-bit access register

TM5MD :**x'00FE25'****Timer 5 Mode Register**8-bit access register
(16-bit access is possible
from even address)

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TM6 EN	TM6 NLD	-	-	TM6 UD1	TM6 UD0	TM6 TGE	TM6 ONE	TM6 MD1	TM6 MD0	TM6 ECLR	TM6 LP	TM6 ASEL	TM6 S2	TM6 S1	TM6 S0
R/W	R/W	R	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0/1	0/1	0	0	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1

TM6MD :**x'00FE30'****Timer 6 Mode Register**

16-bit access register

15	TM6BC Count	0: Disable	1: Enable	
14	TM6BC, T.F.F., RS.F.F. Operation	0: Set TM6BC, T.F.F., RS.F.F. to 0	1: Operate TM6BC, T.F.F., RS.F.F.	
11:10	Up/Down Counter Mode Selection (Ignored when two-phase encoding is selected.)	00: Up counter 01: Down counter 10: Up when TM6IOA pin is high, down when TM6IOA pin is low 11: Up when TM6IOB pin is high, down when TM6IOB pin is low		Selecting up/down counting mode is ignored when two-phase encoding is selected.
9	Count Start External Trigger Enable	0: Disable	1: Enable	Counting starts on the falling edge of TM6IOB pin. Clear TM6EN when TM6BC matches TM6CA.
8	Counter Operating Mode Select	0: Repeat	1: One-shot counting	During repeat counting, hold the TM6EN flag state. During one-shot counting, set the TM6EN flag to 0 when TM6BC=TM6CA.
7:6	TM6CA, TM6CB Operating Mode Selection	00: Compare register (single buffer) 01: Compare register (double buffer) 10: Capture A when TM6IOA pin is high, Capture B when TM6IOA pin is low 11: Capture A when TM6IOA pin is high, Capture B when TM6IOB pin is high		
5	TM6BC Clear When TM6IC is 1	0: Don't clear	1: Clear*	* Clear TM6BC synchronizing externally.
4	TM6BC Clear/TM6CA Reload	When TM6BC=TM6CA while up counting 0: Don't clear TM6BC When TM6BC=0 while down counting 0: Don't reload TM6CA	1: Clear TM6BC** 1: Reload TM6CA***	** Clear TM6BC when PWM is output. *** When TM6LP is 1 and up-counting is selected, TM6BC is cleared to 0 on the next cycle if TM6BC counts until TM6BC matches TM6CA or x'FFFF'. When down counting is selected, TM6BC is set to TM6CA on the next cycle regardless of this bit setting if TM6BC becomes 0.
3	TM6IOA Pin Output	0: RS.F.F. output (one-phase PWM) 1: T.F.F. output (two-phase PWM)		
2:0	Clock Source Selection	000: Timer 4 output 001: Timer 5 output 010: TM6IOB pin clock 011: SYSCLK 100: Two-phase encoder (4x) of TM6IOA pin, TM6IOB pin 101: Two-phase encoder (1x) of TM6IOA pin, TM6IOB pin 11*: Reserved		

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TM6 BC15	TM6 BC14	TM6 BC13	TM6 BC12	TM6 BC11	TM6 BC10	TM6 BC9	TM6 BC8	TM6 BC7	TM6 BC6	TM6 BC5	TM6 BC4	TM6 BC3	TM6 BC2	TM6 BC1	TM6 BC0
R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1

15:0 Timer 6 Count Value

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TM6 CA15	TM6 CA14	TM6 CA13	TM6 CA12	TM6 CA11	TM6 CA10	TM6 CA9	TM6 CA8	TM6 CA7	TM6 CA6	TM6 CA5	TM6 CA4	TM6 CA3	TM6 CA2	TM6 CA1	TM6 CA0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1

15:0 Timer 6 Count Cycle

Set the count cycle minus 1.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TM6 CB15	TM6 CB14	TM6 CB13	TM6 CB12	TM6 CB11	TM6 CB10	TM6 CB9	TM6 CB8	TM6 CB7	TM6 CB6	TM6 CB5	TM6 CB4	TM6 CB3	TM6 CB2	TM6 CB1	TM6 CB0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1

15:0 Timer 6 PWM Change or Interrupt Generation

TM6BC :
x'00FE32'

**Timer 6 Binary
Counter**

16-bit access register

TM6BC is a read-only register.

TM6CA :
x'00FE34'

**Timer 6 Compare/
Capture Register A**
16-bit access register

When capture is selected, TM6CA reads the captured values and a timer 6 capture A interrupt is generated when capture occurs. When compare is selected, set the PWM cycle. When this register matches the timer 6 binary counter, a timer 6 capture A interrupt occurs.

TM6CB :
x'00FE38'

**Timer 6 Compare/
Capture Register B**
16-bit access register

When capture is selected, TM6CB reads the captured values and a timer 6 capture B interrupt is generated when capture occurs. When compare is selected, set the PWM cycle. When this register matches the timer 6 binary counter, a timer 6 capture B interrupt occurs.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TM7 EN	TM7 NLD	-	-	TM7 UD1	TM7 UD0	TM7 TGE	TM7 ONE	TM7 MD1	TM7 MD0	TM7 ECLR	TM7 LP	TM7 ASEL	TM7 S2	TM7 S1	TM7 S0
R/W	R/W	R	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0/1	0/1	0	0	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1

TM7MD :**x'00FE40'****Timer 7 Mode Register**

16-bit access register

15	TM7BC Count	0: Disable	1: Enable	
14	TM7BC, T.F.F., RS.F.F. Operation	0: Set TM7BC, T.F.F., RS.F.F. to 0	1: Operate TM7BC, T.F.F., RS.F.F.	
11:10	Up/Down Counter Mode Selection (Ignored when two-phase encoding is selected.)	00: Up counter 01: Down counter 10: Up when TM7IOA pin is high, down when TM7IOA pin is low 11: Up when TM7IOB pin is high, down when TM7IOB pin is low		Selecting up/down counting mode is ignored when two-phase encoding is selected.
9	Count Start External Trigger Enable	0: Disable	1: Enable	Counting starts on the falling edge of TM7IOB pin. Clear TM7EN when TM7BC matches TM7CA.
8	Counter Operating Mode Select	0: Repeat	1: One-shot counting	During repeat counting, hold the TM7EN flag state. During one-shot counting, set the TM7EN flag to 0 when TM7BC=TM7CA.
7:6	TM7CA, TM7CB Operating Mode Selection	00: Compare register (single buffer) 01: Compare register (double buffer) 10: Capture A when TM7IOA pin is high, Capture B when TM7IOA pin is low 11: Capture A when TM7IOA pin is high, Capture B when TM7IOB pin is high		
5	TM7BC Clear When TM6IC is 1	0: Don't clear	1: Clear*	* Clear TM7BC synchronizing externally.
4	TM7BC Clear/TM7CA Reload	When TM7BC=TM7CA while up counting 0: Don't clear TM7BC When TM7BC=0 while down counting 0: Don't reload TM7CA	1: Clear TM7BC** 1: Reload TM7CA***	** Clear TM7BC when PWM is output. *** When TM7LP is 1 and up-counting is selected, TM7BC is cleared to 0 on the next cycle if TM7BC counts until TM7BC matches TM7CA or x'FFFF'. When down counting is selected, TM7BC is set to TM7CA on the next cycle regardless of this bit setting if TM7BC becomes 0.
3	TM7IOA Pin Output	0: RS.F.F. output (one-phase PWM) 1: T.F.F. output (two-phase PWM)		
2:0	Clock Source Selection	000: Timer 4 output 001: Timer 5 output 010: TM7IOB pin clock 011: SYSCLK 100: Two-phase encoder (4x) of TM7IOA pin, TM7IOB pin 101: Two-phase encoder (1x) of TM7IOA pin, TM7IOB pin 11*: Reserved		

T

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TM7 BC15	TM7 BC14	TM7 BC13	TM7 BC12	TM7 BC11	TM7 BC10	TM7 BC9	TM7 BC8	TM7 BC7	TM7 BC6	TM7 BC5	TM7 BC4	TM7 BC3	TM7 BC2	TM7 BC1	TM7 BC0
R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1

15:0 Timer 7 Count Value

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TM7 CA15	TM7 CA14	TM7 CA13	TM7 CA12	TM7 CA11	TM7 CA10	TM7 CA9	TM7 CA8	TM7 CA7	TM7 CA6	TM7 CA5	TM7 CA4	TM7 CA3	TM7 CA2	TM7 CA1	TM7 CA0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1

15:0 Timer 7 Count Cycle

Set the count cycle minus 1.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TM7 CB15	TM7 CB14	TM7 CB13	TM7 CB12	TM7 CB11	TM7 CB10	TM7 CB9	TM7 CB8	TM7 CB7	TM7 CB6	TM7 CB5	TM7 CB4	TM7 CB3	TM7 CB2	TM7 CB1	TM7 CB0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1

15:0 Timer 7 PWM Change or Interrupt Generation

TM7BC :
x'00FE42'

**Timer 7 Binary
Counter**

16-bit access register

TM7BC is a read-only register.

TM7CA :
x'00FE44'

**Timer 7 Compare/
Capture Register A**
16-bit access register

When capture is selected, TM7CA reads the captured values and a timer 7 capture A interrupt is generated when capture occurs. When compare is selected, set the PWM cycle. When this register matches the timer 7 binary counter, a timer 7 capture A interrupt occurs.

TM7CB :
x'00FE48'

**Timer 7 Compare/
Capture Register B**
16-bit access register

When capture is selected, TM7CB reads the captured values and a timer 7 capture B interrupt is generated when capture occurs. When compare is selected, set the PWM cycle. When this register matches the timer 7 binary counter, a timer 7 capture B interrupt occurs.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
WBSWP 15	WBSWP 14	WBSWP 13	WBSWP 12	WBSWP 11	WBSWP 10	WBSWP 9	WBSWP 8	WBSWP 7	WBSWP 6	WBSWP 5	WBSWP 4	WBSWP 3	WBSWP 2	WBSWP 1	WBSWP 0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
WBSWP 7	WBSWP 6	WBSWP 5	WBSWP 4	WBSWP 3	WBSWP 2	WBSWP 1	WBSWP 0	WBSWP 15	WBSWP 14	WBSWP 13	WBSWP 12	WBSWP 11	WBSWP 10	WBSWP 9	WBSWP 8

WBSWP :
x'00FFA0'

Word Data Byte Swap Register

8/16-bit access register

15:0 Word Data Byte Swap Data

During read operations, the upper 8 bits and the lower 8 bits are swapped.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PBSWP 15	PBSWP 14	PBSWP 13	PBSWP 12	PBSWP 11	PBSWP 10	PBSWP 9	PBSWP 8	PBSWP 7	PBSWP 6	PBSWP 5	PBSWP 4	PBSWP 3	PBSWP 2	PBSWP 1	PBSWP 0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
PBSWP 15	PBSWP 14	PBSWP 13	PBSWP 12	PBSWP 11	PBSWP 10	PBSWP 9	PBSWP 8	PBSWP 23	PBSWP 22	PBSWP 21	PBSWP 20	PBSWP 19	PBSWP 18	PBSWP 17	PBSWP 16

PBSWPL :
x'00FFA2'

Pointer Data Byte Swap Register (Lower)

8/16-bit access register

15:0 Pointer Data Byte Swap Data

During read operations, the upper 8 bits are remain and the lower 8 bits of PBSWPH are read out in the lower 8 bits.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
-	-	-	-	-	-	-	-	PBSWP 23	PBSWP 22	PBSWP 21	PBSWP 20	PBSWP 19	PBSWP 18	PBSWP 17	PBSWP 16
-	-	-	-	-	-	-	-	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
-	-	-	-	-	-	-	-	0	0	0	0	0	0	0	0
-	-	-	-	-	-	-	-	PBSWP 7	PBSWP 6	PBSWP 5	PBSWP 4	PBSWP 3	PBSWP 2	PBSWP 1	PBSWP 0

PBSWPH :
x'00FFA4'

Pointer Data Byte Swap Register (Upper)

8/16-bit access register

7:0 Pointer Data Byte Swap Data

During read operations, the lower 8 bits of PBSWPL are read out in the upper 8 bits.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
LBSWP 15	LBSWP 14	LBSWP 13	LBSWP 12	LBSWP 11	LBSWP 10	LBSWP 9	LBSWP 8	LBSWP 7	LBSWP 6	LBSWP 5	LBSWP 4	LBSWP 3	LBSWP 2	LBSWP 1	LBSWP 0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
LBSWP 23	LBSWP 22	LBSWP 21	LBSWP 20	LBSWP 19	LBSWP 18	LBSWP 17	LBSWP 16	LBSWP 31	LBSWP 30	LBSWP 29	LBSWP 28	LBSWP 27	LBSWP 26	LBSWP 25	LBSWP 24

LBSWPL :
x'00FFA6'

Long-word Data Byte Swap Register (Lower)

8/16-bit access register

15:0 Long-word Data Byte Swap Data

During read operations, the lower 8 bits of LBSWPH are read out in the upper 8 bits and the upper 8 bits of LBSWPH are read out in the lower 8 bits.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
LBSWP 31	LBSWP 30	LBSWP 29	LBSWP 28	LBSWP 27	LBSWP 26	LBSWP 25	LBSWP 24	LBSWP 23	LBSWP 22	LBSWP 21	LBSWP 20	LBSWP 19	LBSWP 18	LBSWP 17	LBSWP 16
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
LBSWP 7	LBSWP 6	LBSWP 5	LBSWP 4	LBSWP 3	LBSWP 2	LBSWP 1	LBSWP 0	LBSWP 15	LBSWP 14	LBSWP 13	LBSWP 12	LBSWP 11	LBSWP 10	LBSWP 9	LBSWP 8

15:0 **Long-word Data Byte Swap Data**

During read operations, the lower 8 bits of LBSWPL are read out in the upper 8 bits and the upper 8 bits of LBSWPL are read out in the lower 8 bits.

LBSWPH :
x'00FFA8'

Long-word Data Byte Swap Register (Upper)
8/16-bit access register

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
*Note	SB1P	SB0P	PA4P	PA3P	PA2P	PA1P	PA0P	CSP	REWEP	P60P	AHP	AMP	ALP	DHP	DLP
R	R/W	R/W	R/w	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1

*Note: Always set 0.

PPLU :**x'00FFB0'****Port Pullup Control Register**

16-bit access register

Always set bit 15 to 0.

14	Pullup Resistors of Serial 1 Related Pins (SBT1, SBI1, SBO1)	0: Off	1: On
13	Pullup Resistors of Serial 0 Related Pins (SBT0, SBI0, SBO0)	0: Off	1: On
12	Pullup Resistor of IRQ4 (PA4)	0: Off	1: On
11	Pullup Resistor of IRQ3 (PA3)	0: Off	1: On
10	Pullup Resistor of IRQ2 (PA2)	0: Off	1: On
9	Pullup Resistor of IRQ1 (PA1)	0: Off	1: On
8	Pullup Resistor of IRQ0 (PA0)	0: Off	1: On
7	Pullup Resistors of /CS3 to /CS0	0: Off	1: On
6	Pullup Resistors of External Memory Related Pins (/RE, /BSTRE, /WEH, /WEL)	0: Off	1: On
5	Pullup Resistor of WAIT (P60)	0: Off	1: On
4	Pullup Resistors of A23 to A16	0: Off	1: On
3	Pullup Resistors of A15 to A8	0: Off	1: On
2	Pullup Resistors of A7 to A0	0: Off	1: On
1	Pullup Resistors of D15 to D8	0: Off	1: On
0	Pullup Resistors of D7 to D0	0: Off	1: On

L**P**

7	6	5	4	3	2	1	0
P0 OUT7	P0 OUT6	P0 OUT5	P0 OUT4	P0 OUT3	P0 OUT2	P0 OUT1	P0 OUT0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0	0	0	0	0	0	0	0
0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1

7:0 Port 0 Output

7	6	5	4	3	2	1	0
P1 OUT7	P1 OUT6	P1 OUT5	P1 OUT4	P1 OUT3	P1 OUT2	P1 OUT1	P1 OUT0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0	0	0	0	0	0	0	0
0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1

7:0 Port 1 Output

7	6	5	4	3	2	1	0
P2 OUT7	P2 OUT6	P2 OUT5	P2 OUT4	P2 OUT3	P2 OUT2	P2 OUT1	P2 OUT0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0	0	0	0	0	0	0	0
0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1

7:0 Port 2 Output

7	6	5	4	3	2	1	0
P3 OUT7	P3 OUT6	P3 OUT5	P3 OUT4	P3 OUT3	P3 OUT2	P3 OUT1	P3 OUT0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0	0	0	0	0	0	0	0
0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1

7:0 Port 3 Output

P0OUT :
x'00FFC0'

Port 0 Output Register

8/16-bit access register

P1OUT :
x'00FFC1'

Port 1 Output Register

8-bit access register
(16-bit access is possible
from even address)

P2OUT :
x'00FFC2'

Port 2 Output Register

8/16-bit access register

P3OUT :
x'00FFC3'

Port 3 Output Register

8-bit access register
(16-bit access is possible
from even address)

7	6	5	4	3	2	1	0
P4 OUT7	P4 OUT6	P4 OUT5	P4 OUT4	P4 OUT3	P4 OUT2	P4 OUT1	P4 OUT0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0	0	0	0	0	0	0	0
0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1

7:0 Port 4 Output

7	6	5	4	3	2	1	0
P5 OUT7	P5 OUT6	P5 OUT5	P5 OUT4	P5 OUT3	P5 OUT2	P5 OUT1	P5 OUT0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0	0	0	0	0	0	0	0
0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1

7:0 Port 5 Output

7	6	5	4	3	2	1	0
-	-	-	-	P6 OUT3	P6 OUT2	P6 OUT1	P6 OUT0
R	R	R	R	R/W	R/W	R/W	R/W
0	0	0	0	0	0	0	0
0	0	0	0	0/1	0/1	0/1	0/1

3:0 Port 6 Output

P4OUT :
x'00FFC4'

Port 4 Output Register

8/16-bit access register

P5OUT :
x'00FFC5'

Port 5 Output Register

8-bit access register
(16-bit access is possible
from even address)

P6OUT :
x'00FFC6'

Port 6 Output Register

8/16-bit access register



7	6	5	4	3	2	1	0
-	-	P7 OUT5	P7 OUT4	P7 OUT3	P7 OUT2	P7 OUT1	P7 OUT0
R	R	R/W	R/W	R/W	R/W	R/W	R/W
0	0	0	0	0	0	0	0
0	0	0/1	0/1	0/1	0/1	0/1	0/1

5:0 Port 7 Output

7	6	5	4	3	2	1	0
P8 OUT7	P8 OUT6	P8 OUT5	P8 OUT4	P8 OUT3	P8 OUT2	P8 OUT1	P8 OUT0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0	0	0	0	0	0	0	0
0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1

7:0 Port 8 Output

7	6	5	4	3	2	1	0
P9 OUT7	P9 OUT6	P9 OUT5	P9 OUT4	P9 OUT3	P9 OUT2	P9 OUT1	P9 OUT0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0	0	0	0	0	0	0	0
0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1

7:0 Port 9 Output

7	6	5	4	3	2	1	0
-	-	PA OUT5	PA OUT4	PA OUT3	PA OUT2	PA OUT1	PA OUT0
R	R	R/W	R/W	R/W	R/W	R/W	R/W
0	0	0	0	0	0	0	0
0	0	0/1	0/1	0/1	0/1	0/1	0/1

5:0 Port A Output

P7OUT :
x'00FFC7'

Port 7 Output Register

8-bit access register
(16-bit access is possible
from even address)

P8OUT :
x'00FFC8'

Port 8 Output Register

8/16-bit access register

P9OUT :
x'00FFC9'

Port 9 Output Register

8-bit access register
(16-bit access is possible
from even address)

PAOUT :
x'00FFCA'

Port A Output Register

8/16-bit access register

7	6	5	4	3	2	1	0
P0 IN7	P0 IN6	P0 IN5	P0 IN4	P0 IN3	P0 IN2	P0 IN1	P0 IN0
R	R	R	R	R	R	R	R
Port	Port	Port	Port	Port	Port	Port	Port
0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1

7:0 Port 0 Input

7	6	5	4	3	2	1	0
P1 IN7	P1 IN6	P1 IN5	P1 IN4	P1 IN3	P1 IN2	P1 IN1	P1 IN0
R	R	R	R	R	R	R	R
Port	Port	Port	Port	Port	Port	Port	Port
0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1

7:0 Port 1 Input

7	6	5	4	3	2	1	0
P2 IN7	P2 IN6	P2 IN5	P2 IN4	P2 IN3	P2 IN2	P2 IN1	P2 IN0
R	R	R	R	R	R	R	R
Port	Port	Port	Port	Port	Port	Port	Port
0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1

7:0 Port 2 Input

P0IN :
x'00FFD0'

Port 0 Input
Register

8/16-bit access register

P1IN :
x'00FFD1'

Port 1 Input
Register

8-bit access register
(16-bit access is possible
from even address)

P2IN :
x'00FFD2'

Port 2 Input
Register

8/16-bit access register



7	6	5	4	3	2	1	0
P3 IN7	P3 IN6	P3 IN5	P3 IN4	P3 IN3	P3 IN2	P3 IN1	P3 IN0
R	R	R	R	R	R	R	R
Port	Port	Port	Port	Port	Port	Port	Port
0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1

7:0 Port 3 Input

7	6	5	4	3	2	1	0
P4 IN7	P4 IN6	P4 IN5	P4 IN4	P4 IN3	P4 IN2	P4 IN1	P4 IN0
R	R	R	R	R	R	R	R
Port	Port	Port	Port	Port	Port	Port	Port
0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1

7:0 Port 4 Input

7	6	5	4	3	2	1	0
P5 IN7	P5 IN6	P5 IN5	P5 IN4	P5 IN3	P5 IN2	P5 IN1	P5 IN0
R	R	R	R	R	R	R	R
Port	Port	Port	Port	Port	Port	Port	Port
0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1

7:0 Port 5 Input

P3IN :
x'00FFD3'

Port 3 Input Register

8-bit access register
(16-bit access is possible
from even address)

P4IN :
x'00FFD4'

Port 4 Input Register

8/16-bit access register

P5IN :
x'00FFD5'

Port 5 Input Register

8-bit access register
(16-bit access is possible
from even address)

7	6	5	4	3	2	1	0
-	-	-	-	P6 IN3	P6 IN2	P6 IN1	P6 IN0
R	R	R	R	R	R	R	R
0	0	0	0	Port	Port	Port	Port
0	0	0	0	0/1	0/1	0/1	0/1

3:0 Port 6 Input

7	6	5	4	3	2	1	0
-	-	P7 IN5	P7 IN4	P7 IN3	P7 IN2	P7 IN1	P7 IN0
R	R	R	R	R	R	R	R
1	1	Port	Port	Port	Port	Port	Port
1	1	0/1	0/1	0/1	0/1	0/1	0/1

5:0 Port 7 Input

7	6	5	4	3	2	1	0
P8 IN7	P8 IN6	P8 IN5	P8 IN4	P8 IN3	P8 IN2	P8 IN1	P8 IN0
R	R	R	R	R	R	R	R
Port	Port	Port	Port	Port	Port	Port	Port
0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1

7:0 Port 8 Input

7	6	5	4	3	2	1	0
P9 IN7	P9 IN6	P9 IN5	P9 IN4	P9 IN3	P9 IN2	P9 IN1	P9 IN0
R	R	R	R	R	R	R	R
Port	Port	Port	Port	Port	Port	Port	Port
0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1

7:0 Port 9 Input

P6IN :
x'00FFD6'

Port 6 Input
Register

8/16-bit access register

P7IN :
x'00FFD7'

Port 7 Input
Register

8-bit access register
(16-bit access is possible
from even address)

P8IN :
x'00FFD8'

Port 8 Input
Register

8/16-bit access register

P9IN :
x'00FFD9'

Port 9 Input
Register

8-bit access register
(16-bit access is possible
from even address)

7	6	5	4	3	2	1	0
-	NMI	PA IN5	PA IN4	PA IN3	PA IN2	PA IN1	PA IN0
R	R	R	R	R	R	R	R
0	NMI	Port	Port	Port	Port	Port	Port
0	0/1	0/1	0/1	0/1	0/1	0/1	0/1

5:0 Port A Input

7	6	5	4	3	2	1	0
-	-	-	-	-	-	-	P0 DIR0
R	R	R	R	R	R	R	R/W
0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0/1

0 All Pin Input/Output of Port 0

0: Input
1: Output

7	6	5	4	3	2	1	0
-	-	-	-	-	-	-	P1 DIR0
R	R	R	R	R	R	R	R/W
0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0/1

0 All Pin Input/Output of Port 1

0: Input
1: Output

PAIN :**x'00FFDA'****Port A Input Register**

8-bit access register
(16-bit access is possible
from even address)

Bit 6 is the level of /NMI pin.

P0DIR :**x'00FFE0'****Port 0 Input/Output Control Register**

8/16-bit access register

Setting 1 is allowed only when
port 0 is used.

P1DIR :**x'00FFE1'****Port 1 Input/Output Control Register**

8-bit access register
(16-bit access is possible
from even address)

Setting 1 is allowed only when
port 1 is used.

7	6	5	4	3	2	1	0
-	-	-	P2 DIR4	-	-	-	P2 DIR0
R	R	R	R/W	R	R	R	R/W
0	0	0	0	0	0	0	0
0	0	0	0/1	0	0	0	0/1

4 Bits [7:4] Input/Output of Port 2 0: Input
1: Output

0 Bits [3:0] Input/Output of Port 2 0: Input
1: Output

7	6	5	4	3	2	1	0
P3 DIR7	P3 DIR6	P3 DIR5	P3 DIR4	P3 DIR3	P3 DIR2	P3 DIR1	P3 DIR0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0	0	0	0	0	0	0	0
0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1

7:0 Each Pin Input/Output of Port 3 0: Input
1: Output

7	6	5	4	3	2	1	0
P4 DIR7	P4 DIR6	P4 DIR5	P4 DIR4	P4 DIR3	P4 DIR2	P4 DIR1	P4 DIR0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0	0	0	0	0	0	0	0
0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1

7:0 Each Pin Input/Output of Port 4 0: Input
1: Output

P2DIR :
x'00FFE2'

Port 2 Input/Output Control Register

8/16-bit access register

Selecting 1 is not allowed in address/data separated mode during processor mode.

P3DIR :
x'00FFE3'

Port 3 Input/Output Control Register

8-bit access register
(16-bit access is possible from even address)

Selecting 1 is not allowed in address/data separated mode during processor mode.

P4DIR :
x'00FFE4'

Port 4 Input/Output Control Register

8/16-bit access register

Selecting 1 is not allowed in address/data separated mode during processor mode.

7	6	5	4	3	2	1	0
P5 DIR7	P5 DIR6	P5 DIR5	P5 DIR4	P5 DIR3	P5 DIR2	P5 DIR1	P5 DIR0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0	0	0	0	0	0	0	0
0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1

7:0 Each Pin Input/Output of Port 5 0: Input
1: Output

7	6	5	4	3	2	1	0
-	-	-	-	P6 DIR3	P6 DIR2	P6 DIR1	P6 DIR0
R	R	R	R	R/W	R/W	R/W	R/W
0	0	0	0	0	0	0	0
0	0	0	0	0/1	0/1	0/1	0/1

3:0 Each Pin Input/Output of Port 6 0: Input
1: Output

7	6	5	4	3	2	1	0
*Note	*Note	P7 DIR5	P7 DIR4	P7 DIR3	P7 DIR2	P7 DIR1	P7 DIR0
R	R	R/W	R/W	R/W	R/W	R/W	R/W
0	0	0	0	0	0	0	0
0	0	0/1	0/1	0/1	0/1	0/1	0/1

*Note: Always set 0.

5:0 Each Pin Input/Output of Port 7 0: Input
1: Output

P5DIR :
x'00FFE5'

Port 5 Input/Output Control Register

8-bit access register
(16-bit access is possible from even address)

Setting 1 to bits[7:6] and bits[3:0] of this register is not allowed during processor mode.

P6DIR :
x'00FFE6'

Port 6 Input/Output Control Register

8/16-bit access register

Setting 1 to bits[3:1] of this register is not allowed during processor mode.

P7DIR :
x'00FFE7'

Port 7 Input/Output Control Register

8-bit access register
(16-bit access is possible from even address)

7	6	5	4	3	2	1	0
P8 DIR7	P8 DIR6	P8 DIR5	P8 DIR4	P8 DIR3	P8 DIR2	P8 DIR1	P8 DIR0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0	0	0	0	0	0	0	0
0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1

7:0 Each Pin Input/Output of Port 8 0: Input
1: Output

7	6	5	4	3	2	1	0
P9 DIR7	P9 DIR6	P9 DIR5	P9 DIR4	P9 DIR3	P9 DIR2	P9 DIR1	P9 DIR0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0	0	0	0	0	0	0	0
0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1

7:0 Each Pin Input/Output of Port 9 0: Input
1: Output

7	6	5	4	3	2	1	0
-	-	PA DIR5	PA DIR4	PA DIR3	PA DIR2	PA DIR1	PA DIR0
R	R	R/W	R/W	R/W	R/W	R/W	R/W
0	0	0	0	0	0	0	0
0	0	0/1	0/1	0/1	0/1	0/1	0/1

5:0 Each Pin Input/Output of Port A 0: Input
1: Output

P8DIR :
x'00FFE8'

**Port 8 Input/Output
Control Register**

8/16-bit access register

P9DIR :
x'00FFE9'

**Port 9 Input/Output
Control Register**

8-bit access register
(16-bit access is possible
from even address)

PADIR :
x'00FFEA'

**Port A Input/Output
Control Register**

8/16-bit access register

7	6	5	4	3	2	1	0
-	-	-	-	-	-	-	P0 MD0
R	R	R	R	R	R	R	R/W
0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0/1

0 Port 0 Output

0: P07 to P00 Output
1: D7 to D0 (AD7 to AD0) I/O

7	6	5	4	3	2	1	0
-	-	-	-	-	-	-	P1 MD0
R	R	R	R	R	R	R	R/W
0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0/1

0 Port 1 Output

0: P17 to P10 Output
1: D15 to D8 (AD15 to AD8) I/O

7	6	5	4	3	2	1	0
-	-	-	P2 MD4	-	-	-	P2 MD0
R	R	R	R/W	R	R	R	R/W
0	0	0	0	0	0	0	0
0	0	0	0/1	0	0	0	0/1

4 Port 2 Output

0: P27 to P24 Output
1: A07 to A04 Output

0 Port 2 Output

0: P23 to P20 Output
1: A03 to A00 Output

P0MD :
x'00FFF0'

Port 0 Output Mode Register

8/16-bit access register

P0MD is valid and used as a port when /WORD pin = 'H' and MEMMDn[8] (n=1 to 3) = 'H'.

P1MD :
x'00FFF1'

Port 1 Output Mode Register

8-bit access register
(16-bit access is possible from even address)

P1MD is invalid during processor mode.

P2MD :
x'00FFF2'

Port 2 Output Mode Register

8/16-bit access register

P2MD is invalid in address/data separated mode during processor mode.

7	6	5	4	3	2	1	0
P3 MD7	P3 MD6	P3 MD5	P3 MD4	P3 MD3	P3 MD2	P3 MD1	P3 MD0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0	0	0	0	0	0	0	0
0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1

7	Port 3 Output	0: P37 output	1: A15 output
6	Port 3 Output	0: P36 output	1: A14 output
5	Port 3 Output	0: P35 output	1: A13 output
4	Port 3 Output	0: P34 output	1: A12 output
3	Port 3 Output	0: P33 output	1: A11 output
2	Port 3 Output	0: P32 output	1: A10 output
1	Port 3 Output	0: P31 output	1: A09 output
0	Port 3 Output	0: P30 output	1: A08 output

7	6	5	4	3	2	1	0
P4 MD7	P4 MD6	P4 MD5	P4 MD4	P4 MD3	P4 MD2	P4 MD1	P4 MD0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0	0	0	0	0	0	0	0
0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1

7	Port 4 Output	0: P47 output 1: A23 output or WDOUT output*	
6	Port 4 Output	0: P46 output 1: A22 output or STOP output*	
5	Port 4 Output	0: P45 output	1: A21 output
4	Port 4 Output	0: P44 output	1: A20 output
3	Port 4 Output	0: P43 output	1: A19 output
2	Port 4 Output	0: P42 output	1: A18 output
1	Port 4 Output	0: P41 output	1: A17 output
0	Port 4 Output	0: P40 output	1: A16 output

P3MD :**x'00FFF3'****Port 3 Output Mode Register**

8-bit access register
(16-bit access is possible from even address)

P3MD is invalid in address/data separated mode during processor mode.

P4MD :**x'00FFF4'****Port 4 Output Mode Register**

8/16-bit access register

Bits[5:0] of P4MD are invalid during processor mode.

* Selection is determined by setting with P6MD.

P

7	6	5	4	3	2	1	0
-	P5 MD6	P5 MD5	P5 MD4	P5 MD3	P5 MD2	P5 MD1	P5 MD0
R	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0	0	0	0	0	0	0	0
0	0/1	0/1	0/1	0/1	0/1	0/1	0/1

- 6 Port 5 Output** 0: P56 output
 1: /BSTRE output (address/data separated mode)
 0: P56 output
 1: ALE (/ALE) output (address/data shared mode)

- 5 Port 5 Output** 0: P55 output 1: /BRACK output

- 4 Port 5 Output** 0: P54 output 1: /BREQ Input

- 3 Port 5 Output** 0: P53 output 1: /CS3 output

- 2 Port 5 Output** 0: P52 output 1: /CS2 output

- 1 Port 5 Output** 0: P51 output 1: /CS1 output

- 0 Port 5 Output** 0: P50 output 1: /CS0 output

7	6	5	4	3	2	1	0
P6 MD7	P6 MD6	-	-	P6 MD3	P6 MD2	P6 MD1	-
R/W	R/W	R	R	R/W	R/W	R/W	R
0	0	0	0	0	0	0	0
0/1	0/1	0	0	0/1	0/1	0/1	0

- 7 Selection When P4MD7 is High** 0: A23 output 1: WDOUT output

- 6 Selection When P4MD6 is High** 0: A22 output 1: STOP output

- 3 Port 6 Output** 0: P63 output 1: /WEH output

- 2 Port 6 Output** 0: P62 output 1: /WEL output

- 1 Port 6 Output** 0: P61 output 1: /RE output

P5MD :

x'00FFF5'

Port 5 Output Mode Register

8-bit access register
 (16-bit access is possible from even address)

Bits[6, 3:0] of P5MD are invalid during processor mode.

P6MD :

x'00FFF6'

Port 6 Output Mode Register

8/16-bit access register

Bits[3:1] of P6MD are invalid during processor mode.

7	6	5	4	3	2	1	0
-	-	P7 MD5	-	P7 MD3	P7 MD2	-	P7 MD0
R	R	R/W	R	R/W	R/W	R	R/W
0	0	0	0	0	0	0	0
0	0	0/1	0	0/1	0/1	0	0/1

5	Port 7 Output	0: P75 output	1: SBO1 output
3	Port 7 Output	0: P73 output	1: SBT1 output
2	Port 7 Output	0: P72 output	1: SBO0 output
0	Port 7 Output	0: P70 output	1: SBT0 output

P7MD :**x'00FFF7'****Port 7 Output Mode Register**

8-bit access register
(16-bit access is possible from even address)

7	6	5	4	3	2	1	0
P8 MD7	P8 MD6	P8 MD5	P8 MD4	P8 MD3	P8 MD2	P8 MD1	P8 MD0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0	0	0	0	0	0	0	0
0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1

7	Port 8 Output	0: P87 output	1: TM6IOB output
6	Port 8 Output	0: P86 output	1: TM6IOA output
5	Port 8 Output	0: P85 output	1: TM5IO output
4	Port 8 Output	0: P84 output	1: TM4IO output
3	Port 8 Output	0: P83 output	1: TM3IO output
2	Port 8 Output	0: P82 output	1: TM2IO output
1	Port 8 Output	0: P81 output	1: TM1IO output
0	Port 8 Output	0: P80 output	1: TM0IO output

P8MD :**x'00FFF8'****Port 8 Output Mode Register**

8/16-bit access register

P

7	6	5	4	3	2	1	0
-	-	-	-	-	P9 MD2	P9 MD1	-
R	R	R	R	R	R/W	R/W	R
0	0	0	0	0	0	0	0
0	0	0	0	0	0/1	0/1	0

- 2

Port 9 Output

0: P92 output

1: TM7IOB output
- 1

Port 9 Output

0: P91 output

1: TM7IOA output

P9MD :

x'00FFF9'

Port 9 Output Mode Register

8-bit access register
(16-bit access is possible from even address)

9-2-2 Address Map

(1/2)

Lower 4bit Upper 20bit	F	E	D	C	B	A	9	8	7	6	5	4	3	2	1	0	Remarks
x'00FC00'		◆											MEMCTR	○	CPUM	○	Internal control reg.
x'00FC30'									MEMMD3	○	MEMMD2	○	MEMMD1	○	MEMMD0	○	Memory register
x'00FC40'	G7ICR (VCT=14)	◆	G6ICR (VCT=12)	◆	G5ICR (VCT=10)	◆	G4ICR (VCT=8)	◆	G3ICR (VCT=6)	◆	G2ICR (VCT=4)	◆	G1ICR (VCT=2)	◆	G0ICR (VCT=0)	◆	Interrupt control registers
x'00FC50'															EXTMD	◆	
x'00FD00'															EXMCTR	◆	External memory Control register
x'00FD10'													ATCBC	◆	ATCCTR	◆	ATC registers
x'00FD70'													No Access	See Note			
x'00FD80'													SC0STR	◆	SC0CTR	◆	Serial interfaces 2 channels
x'00FD90'													SC1STR	◆	SC1CTR	◆	
x'00FDA0'	* AN7BUF	◆ AN6BUF	* AN5BUF	◆ AN4BUF	* AN3BUF	◆ AN2BUF	* AN1BUF	◆ AN0BUF							ANCTR	◆	A/D converter
x'00FE00'											TM5BC	◆ TM4BC	TM3BC	◆ TM2BC	TM1BC	◆ TM0BC	
x'00FE10'											TM5BR	◆ TM4BR	TM3BR	◆ TM2BR	TM1BR	◆ TM0BR	
x'00FE20'											TM5MD	◆ TM4MD	TM3MD	◆ TM2MD	TM1MD	◆ TM0MD	Timer 8 channels
x'00FE30'							TM6CB	○			TM6CA	○	TM6BC	○	TM6MD	○	
x'00FE40'							TM7CB	○			TM7CA	○	TM7BC	○	TM7MD	○	

◆ =8/16-bit access ○ =16-bit access * =8-bit access (16-bit access is possible from an even address.) No symbol = 8-bit access
 Note: x'00FD72' and x'00FD73' are the system reserved area. Accessing those addresses is not allowed. If accessing those areas, the system operation cannot be guaranteed.

(2/2)

Lower 4bit Upper 20bit	F	E	D	C	B	A	9	8	7	6	5	4	3	2	1	0	Remarks
x'00FFA0'							LBSWPH	◆		LBSWPL	◆	PB SWPH	PBSWPL	◆	WBSWP	◆	
x'00FFB0'															PPLU	○	
x'00FFC0'						PAOUT	* P9OUT	◆ P8OUT	* P7OUT	* P6OUT	* P5OUT	* P4OUT	* P3OUT	◆ P2OUT	* P1OUT	◆ P0OUT	
x'00FFD0'						PAIN	* P9IN	◆ P8N	* P7IN	* P6IN	* P5IN	* P4IN	* P3IN	◆ P2IN	* P1IN	◆ P0IN	
x'00FFE0'						PADIR	* P9DIR	◆ P8DIR	* P7DIR	* P6DIR	* P5DIR	* P4DIR	* P3DIR	◆ P2DIR	* P1DIR	◆ P0DIR	
x'00FFF0'							* P9MD	◆ P8MD	* P7MD	* P6MD	* P5MD	* P4MD	* P3MD	◆ P2MD	* P1MD	◆ P0MD	I/O port

◆ = 8/16-bit access

○ = 16-bit access

* = 8-bit access (16-bit access is possible from an even address.) No symbol = 8-bit access

9-2-3 List of Pin Functions

EE = External excitation

	Pin Name	Input level	Output level	Schmitt trigger	Pull-up register	RESET* ¹	RESET* ²	RESET* ³	BREQ="L"	STOP/HALT
1	P60, WAIT	TTL	CMOS	Yes	Programmable	Hi-Z	Hi-Z	Hi-Z	*	*
2	P61, $\overline{\text{RE}}$	TTL	CMOS	Yes	Programmable	Hi-Z	Hi-Z	Hi-Z	Hi-Z at $\overline{\text{RE}}$	Hi-Z at $\overline{\text{RE}}$
3	P62, $\overline{\text{WEL}}$	TTL	CMOS	Yes	Programmable	Hi-Z	Hi-Z	Hi-Z	Hi-Z at $\overline{\text{WEL}}$	Hi-Z at $\overline{\text{WEL}}$
4	P63, $\overline{\text{WEH}}$	TTL	CMOS	Yes	Programmable	Hi-Z	Hi-Z	Hi-Z	Hi-Z at $\overline{\text{WEH}}$	Hi-Z at $\overline{\text{WEH}}$
5	P50, $\overline{\text{CS0}}$	TTL	CMOS	Yes	Programmable	Hi-Z	Hi-Z	Hi-Z	Hi-Z at $\overline{\text{CS0}}$	Hi-Z at $\overline{\text{CS0}}$
6	P51, $\overline{\text{CS1}}$	TTL	CMOS	Yes	Programmable	Hi-Z	Hi-Z	Hi-Z	Hi-Z at $\overline{\text{CS1}}$	Hi-Z at $\overline{\text{CS1}}$
7	P52, $\overline{\text{CS2}}$	TTL	CMOS	Yes	Programmable	Hi-Z	Hi-Z	Hi-Z	Hi-Z at $\overline{\text{CS2}}$	Hi-Z at $\overline{\text{CS2}}$
8	P53, $\overline{\text{CS3}}$	TTL	CMOS	Yes	Programmable	Hi-Z	Hi-Z	Hi-Z	Hi-Z at $\overline{\text{CS3}}$	Hi-Z at $\overline{\text{CS3}}$
9	P54, $\overline{\text{BREQ}}$	TTL	CMOS	Yes	No	Hi-Z	Hi-Z	Hi-Z	Low	*
10	P55, $\overline{\text{BRACK}}$	TTL	CMOS	Yes	No	Hi-Z	Hi-Z	Hi-Z	Low	*
11	P56, $\overline{\text{ALE}}$, $\overline{\text{ALE}}$, $\overline{\text{BSTRE}}$	TTL	CMOS	Yes	Programmable	Hi-Z	Hi-Z	Hi-Z	Hi-Z except P56	Hi-Z except P57
12	P57, $\overline{\text{WORD}}$	TTL	CMOS	Yes	No	Hi-Z	Hi-Z	Hi-Z	*	*
13	P20, A00	TTL	CMOS	Yes	Programmable	Hi-Z	Hi-Z	Hi-Z	Hi-Z at A00	Hi-Z at A00
14	P21, A01	TTL	CMOS	Yes	Programmable	Hi-Z	Hi-Z	Hi-Z	Hi-Z at A01	Hi-Z at A01
15	P22, A02	TTL	CMOS	Yes	Programmable	Hi-Z	Hi-Z	Hi-Z	Hi-Z at A02	Hi-Z at A02
16	P23, A03	TTL	CMOS	Yes	Programmable	Hi-Z	Hi-Z	Hi-Z	Hi-Z at A03	Hi-Z at A03
17	VDD	-	-	-	-	-	-	-	-	-
18	SYSCLK	-	CMOS	-	No	High	High	High	*	* ⁴
19	VSS	-	-	-	-	-	-	-	-	-
20	XI	-	-	-	-	-	-	-	-	-
21	XO	-	-	-	-	High(EE)	High(EE)	High(EE)	*	* ⁴
22	VDD	-	-	-	-	-	-	-	-	-
23	OSCI	-	-	-	-	-	-	-	-	-
24	OSCO	-	-	-	-	High(EE)	High(EE)	High(EE)	*	* ⁵
25	MODE	CMOS	-	Yes	No	High(Input)	Low(Input)	Low(Input)	MODE	MODE
26	P24, A04	TTL	CMOS	Yes	Programmable	Hi-Z	Hi-Z	Hi-Z	Hi-Z at A04	Hi-Z at A04
27	P25, A05	TTL	CMOS	Yes	Programmable	Hi-Z	Hi-Z	Hi-Z	Hi-Z at A05	Hi-Z at A05
28	P26, A06	TTL	CMOS	Yes	Programmable	Hi-Z	Hi-Z	Hi-Z	Hi-Z at A06	Hi-Z at A06
29	P27, A07	TTL	CMOS	Yes	Programmable	Hi-Z	Hi-Z	Hi-Z	Hi-Z at A07	Hi-Z at A07
30	P30, A08	TTL	CMOS	Yes	Programmable	Hi-Z	Hi-Z	Hi-Z	Hi-Z at A08	Hi-Z at A08
31	P31, A09	TTL	CMOS	Yes	Programmable	Hi-Z	Hi-Z	Hi-Z	Hi-Z at A09	Hi-Z at A09
32	P32, A10	TTL	CMOS	Yes	Programmable	Hi-Z	Hi-Z	Hi-Z	Hi-Z at A10	Hi-Z at A10
33	P33, A11	TTL	CMOS	Yes	Programmable	Hi-Z	Hi-Z	Hi-Z	Hi-Z at A11	Hi-Z at A11
34	VDD	-	-	-	-	-	-	-	-	-
35	P34, A12	TTL	CMOS	Yes	Programmable	Hi-Z	Hi-Z	Hi-Z	Hi-Z at A12	Hi-Z at A12
36	P35, A13	TTL	CMOS	Yes	Programmable	Hi-Z	Hi-Z	Hi-Z	Hi-Z at A13	Hi-Z at A13
37	P36, A14	TTL	CMOS	Yes	Programmable	Hi-Z	Hi-Z	Hi-Z	Hi-Z at A14	Hi-Z at A14
38	P37, A15	TTL	CMOS	Yes	Programmable	Hi-Z	Hi-Z	Hi-Z	Hi-Z at A15	Hi-Z at A15
39	P40, A16	TTL	CMOS	Yes	Programmable	Hi-Z	Hi-Z	Hi-Z	Hi-Z at A16	Hi-Z at A16
40	P41, A17	TTL	CMOS	Yes	Programmable	Hi-Z	Hi-Z	Hi-Z	Hi-Z at A17	Hi-Z at A17
41	P42, A18	TTL	CMOS	Yes	Programmable	Hi-Z	Hi-Z	Hi-Z	Hi-Z at A18	Hi-Z at A18
42	P43, A19	TTL	CMOS	Yes	Programmable	Hi-Z	Hi-Z	Hi-Z	Hi-Z at A19	Hi-Z at A19
43	VSS	-	-	-	-	-	-	-	-	-
44	P44, A20, AN4	Analog	CMOS	No	Programmable	Hi-Z	Hi-Z	Hi-Z	Hi-Z at A20	Hi-Z at A20
45	P45, A21, AN5	Analog	CMOS	No	Programmable	Hi-Z	Hi-Z	Hi-Z	Hi-Z at A21	Hi-Z at A21
46	P46, A22, STOP, AN6	Analog	CMOS	No	Programmable	Hi-Z	Hi-Z	Hi-Z	Hi-Z at A22	Hi-Z at A22
47	P47, A23, WDOOUT, AN7	Analog	CMOS	No	Programmable	Hi-Z	Hi-Z	Hi-Z	Hi-Z at A23	Hi-Z at A23
48	P80, TM0IO	CMOS* ⁶	CMOS	Yes	No	Hi-Z	Hi-Z	Hi-Z	*	*
49	P81, TM1IO	CMOS* ⁶	CMOS	Yes	No	Hi-Z	Hi-Z	Hi-Z	*	*
50	P82, TM2IO	CMOS* ⁶	CMOS	Yes	No	Hi-Z	Hi-Z	Hi-Z	*	*

51	P83,TM3IO	CMOS*6	CMOS	Yes	No	Hi-Z	Hi-Z	Hi-Z	*	*
52	P84,TM4IO	CMOS*6	CMOS	Yes	No	Hi-Z	Hi-Z	Hi-Z	*	*
53	P85,TM5IO	CMOS*6	CMOS	Yes	No	Hi-Z	Hi-Z	Hi-Z	*	*
54	VDD	-	-	-	-	-	-	-	-	-
55	P86,TM6IOA	CMOS*6	CMOS	Yes	No	Hi-Z	Hi-Z	Hi-Z	*	*
56	P87,TM6IOB	CMOS*6	CMOS	Yes	No	Hi-Z	Hi-Z	Hi-Z	*	*
57	P90,TM6IC	CMOS*6	CMOS	Yes	No	Hi-Z	Hi-Z	Hi-Z	*	*
58	P91,TM7IOA	CMOS*6	CMOS	Yes	No	Hi-Z	Hi-Z	Hi-Z	*	*
59	P92,TM7IOB	CMOS*6	CMOS	Yes	No	Hi-Z	Hi-Z	Hi-Z	*	*
60	P93,TM7IC	CMOS*6	CMOS	Yes	No	Hi-Z	Hi-Z	Hi-Z	*	*
61	VSS	-	-	-	-	-	-	-	-	-
62	P94,AN0	Analog	CMOS	No	No	Hi-Z	Hi-Z	Hi-Z	*	*
63	P95,AN1	Analog	CMOS	No	No	Hi-Z	Hi-Z	Hi-Z	*	*
64	P96,AN2	Analog	CMOS	No	No	Hi-Z	Hi-Z	Hi-Z	*	*
65	P97,AN3	Analog	CMOS	No	No	Hi-Z	Hi-Z	Hi-Z	*	*
66	VDD(VPP)	-	-	-	-	-	-	-	-	-
67	P70,SBT0	CMOS*6	CMOS	Yes	Programmable	Hi-Z	Hi-Z	Hi-Z	*	*
68	P71,SBIO	CMOS*6	CMOS	Yes	Programmable	Hi-Z	Hi-Z	Hi-Z	*	*
69	P72,SBO0	CMOS*6	CMOS	Yes	Programmable	Hi-Z	Hi-Z	Hi-Z	*	*
70	P73,SBT1	CMOS*6	CMOS	Yes	Programmable	Hi-Z	Hi-Z	Hi-Z	*	*
71	P74,SBIO	CMOS*6	CMOS	Yes	Programmable	Hi-Z	Hi-Z	Hi-Z	*	*
72	P75,SBO1	CMOS*6	CMOS	Yes	Programmable	Hi-Z	Hi-Z	Hi-Z	*	*
73	Pull-up	-	-	-	-	-	-	-	-	-
74	Pull-up	-	-	-	-	-	-	-	-	-
75	$\overline{\text{NMI}}$	CMOS*6	-	Yes	No	$\overline{\text{NMI}}$	$\overline{\text{NMI}}$	$\overline{\text{NMI}}$	$\overline{\text{NMI}}$	$\overline{\text{NMI}}$
76	PA0,IRQ0	TTL	CMOS	Yes	Programmable	Hi-Z	Hi-Z	Hi-Z	*	*
77	PA1,IRQ1	TTL	CMOS	Yes	Programmable	Hi-Z	Hi-Z	Hi-Z	*	*
78	PA2,IRQ2	TTL	CMOS	Yes	Programmable	Hi-Z	Hi-Z	Hi-Z	*	*
79	PA3,IRQ3	TTL	CMOS	Yes	Programmable	Hi-Z	Hi-Z	Hi-Z	*	*
80	PA4,IRQ4	TTL	CMOS	Yes	Programmable	Hi-Z	Hi-Z	Hi-Z	*	*
81	PA5,ADSEP	CMOS	CMOS	Yes	No	Hi-Z	High(Input)	Low(Input)	*	*
82	$\overline{\text{RST}}$	CMOS	-	Yes	Always	Low(Input)	Low(Input)	Low(Input)	High	High
83	VDD	-	-	-	-	-	-	-	-	-
84	P00,D00,AD00	TTL	CMOS	No	Programmable	Hi-Z	Hi-Z	Hi-Z	Hi-Z except P00	Hi-Z except P00
85	P01,D01,AD01	TTL	CMOS	No	Programmable	Hi-Z	Hi-Z	Hi-Z	Hi-Z except P01	Hi-Z except P01
86	P02,D02,AD02	TTL	CMOS	No	Programmable	Hi-Z	Hi-Z	Hi-Z	Hi-Z except P02	Hi-Z except P02
87	P03,D03,AD03	TTL	CMOS	No	Programmable	Hi-Z	Hi-Z	Hi-Z	Hi-Z except P03	Hi-Z except P03
88	P04,D04,AD04	TTL	CMOS	No	Programmable	Hi-Z	Hi-Z	Hi-Z	Hi-Z except P04	Hi-Z except P04
89	P05,D05,AD05	TTL	CMOS	No	Programmable	Hi-Z	Hi-Z	Hi-Z	Hi-Z except P05	Hi-Z except P05
90	P06,D06,AD06	TTL	CMOS	No	Programmable	Hi-Z	Hi-Z	Hi-Z	Hi-Z except P06	Hi-Z except P06
91	P07,D07,AD07	TTL	CMOS	No	Programmable	Hi-Z	Hi-Z	Hi-Z	Hi-Z except P07	Hi-Z except P07
92	VSS	-	-	-	-	-	-	-	-	-
93	P10,D08,AD08	TTL	CMOS	No	Programmable	Hi-Z	Hi-Z	Hi-Z	Hi-Z except P10	Hi-Z except P10
94	P11,D09,AD09	TTL	CMOS	No	Programmable	Hi-Z	Hi-Z	Hi-Z	Hi-Z except P11	Hi-Z except P11
95	P12,D10,AD10	TTL	CMOS	No	Programmable	Hi-Z	Hi-Z	Hi-Z	Hi-Z except P12	Hi-Z except P12
96	P13,D11,AD11	TTL	CMOS	No	Programmable	Hi-Z	Hi-Z	Hi-Z	Hi-Z except P13	Hi-Z except P13
97	P14,D12,AD12	TTL	CMOS	No	Programmable	Hi-Z	Hi-Z	Hi-Z	Hi-Z except P14	Hi-Z except P14
98	P15,D13,AD13	TTL	CMOS	No	Programmable	Hi-Z	Hi-Z	Hi-Z	Hi-Z except P15	Hi-Z except P15
99	P16,D14,AD14	TTL	CMOS	No	Programmable	Hi-Z	Hi-Z	Hi-Z	Hi-Z except P16	Hi-Z except P16
100	P17,D15,AD15	TTL	CMOS	No	Programmable	Hi-Z	Hi-Z	Hi-Z	Hi-Z except P17	Hi-Z except P17

*: Depends on pin setting

*1: Single-chip mode

*2: Processor mode (Address/Data separated mode)

*3: Processor mode (Address/Data shared mode)

*4: High during STOP mode

*5: High during STOP and HALT 1 mode

*6: TTL in the MN102L490A

9-3 MN10200 Series Linear Addressing Version Instructions

MN102L00 SERIES INSTRUCTION SET

Instruction	Mnemonic	Operation	OP EX.	Flag								Code Size	Cycle	Machine Code
				VX	CX	NX	ZX	VF	CF	NF	ZF			
MOV	MOV Dm,An	Dm → An	—	—	—	—	—	—	—	—	—	2	2	F2:30+Dm<<2+An
	MOV An,Dm	An → Dm	—	—	—	—	—	—	—	—	—	2	2	F2:F0+An<<2+Dm
	MOV Dn,Dm	Dn → Dm	—	—	—	—	—	—	—	—	—	1	1	80+Dn<<2+Dm *1
	MOV An,Am	An → Am	—	—	—	—	—	—	—	—	—	2	2	F2:70+An<<2+Am
	MOV PSW,Dn	PSW → Dn	0	—	—	—	—	—	—	—	—	2	2	F3:F0+Dn
	MOV Dn,PSW	Dn → PSW	—	●	●	●	●	●	●	●	●	2	3	F3:D0+Dn<<2
	MOV MDR,Dn	MDR → Dn	0	—	—	—	—	—	—	—	—	2	2	F3:E0+Dn
	MOV Dn,MDR	Dn → MDR	—	—	—	—	—	—	—	—	—	2	2	F3:C0+Dn<<2
	MOV (An),Dm	mem16(An) → Dm	S	—	—	—	—	—	—	—	—	1	1	20+An<<2+Dm
	MOV (d8,An),Dm	mem16(An+d8) → Dm	S	—	—	—	—	—	—	—	—	2	1	60+An<<2+Dm:d8
	MOV (d16,An),Dm	mem16(An+d16) → Dm	S	—	—	—	—	—	—	—	—	4	2	F7:C0+An<<2+Dm:d16-l:d16-h
	MOV (d24,An),Dm	mem16(An+d24) → Dm	S	—	—	—	—	—	—	—	—	5	3	F4:80+An<<2+Dm:d24-l:d24-m:d24-h
	MOV (Di,An),Dm	mem16(An+Di) → Dm	S	—	—	—	—	—	—	—	—	2	2	F1:40+Di<<4+An<<2+Dm
	MOV (abs16),Dn	mem16(abs16) → Dn	S	—	—	—	—	—	—	—	—	3	1	C8+Dn:abs16-l:abs16-h
	MOV (abs24),Dn	mem16(abs24) → Dn	S	—	—	—	—	—	—	—	—	5	3	F4:C0+Dn:abs24-l:abs24-m:abs24-h
	MOV (An),Am	mem24(An) → Am	—	—	—	—	—	—	—	—	—	2	2	*2
	MOV (d8,An),Am	mem24(An+d8) → Am	—	—	—	—	—	—	—	—	—	2	2	70+An<<2+Am:d8
	MOV (d16,An),Am	mem24(An+d16) → Am	—	—	—	—	—	—	—	—	—	4	3	F7:B0+An<<2+Am:d16-l:d16-h
	MOV (d24,An),Am	mem24(An+d24) → Am	—	—	—	—	—	—	—	—	—	5	4	F4:F0+An<<2+Am:d24-l:d24-m:d24-h
	MOV (Di,An),Am	mem24(An+Di) → Am	—	—	—	—	—	—	—	—	—	2	3	F1:00+Di<<4+An<<2+Am
	MOV (abs16),An	mem24(abs16) → An	—	—	—	—	—	—	—	—	—	4	3	F7:30+An:abs16-l:abs16-h
	MOV (abs24),An	mem24(abs24) → An	—	—	—	—	—	—	—	—	—	5	4	F4:D0+An:abs24-l:abs24-m:abs24-h
	MOV Dm,(An)	Dm → mem16(An)	—	—	—	—	—	—	—	—	—	1	1	00+An<<2+Dm
	MOV Dm,(d8,An)	Dm → mem16(An+d8)	—	—	—	—	—	—	—	—	—	2	1	40+An<<2+Dm:d8
	MOV Dm,(d16,An)	Dm → mem16(An+d16)	—	—	—	—	—	—	—	—	—	4	2	F7:80+An<<2+Dm:d16-l:d16-h
	MOV Dm,(d24,An)	Dm → mem16(An+d24)	—	—	—	—	—	—	—	—	—	5	3	F4:00+An<<2+Dm:d24-l:d24-m:d24-h
	MOV Dm,(Di,An)	Dm → mem16(An+Di)	—	—	—	—	—	—	—	—	—	2	2	F1:C0+Di<<4+An<<2+Dm
	MOV Dn,(abs16)	Dn → mem16(abs16)	—	—	—	—	—	—	—	—	—	3	1	C0+Dn:abs16-l:abs16-h
	MOV Dn,(abs24)	Dn → mem16(abs24)	—	—	—	—	—	—	—	—	—	5	3	F4:40+Dn:abs24-l:abs24-m:abs24-h
	MOV Am,(An)	Am → mem24(An)	—	—	—	—	—	—	—	—	—	2	2	*3
	MOV Am,(d8,An)	Am → mem24(An+d8)	—	—	—	—	—	—	—	—	—	2	2	50+An<<2+Am:d8
	MOV Am,(d16,An)	Am → mem24(An+d16)	—	—	—	—	—	—	—	—	—	4	3	F7:A0+An<<2+Am:d16-l:d16-h
	MOV Am,(d24,An)	Am → mem24(An+d24)	—	—	—	—	—	—	—	—	—	5	4	F4:10+An<<2+Am:d24-l:d24-m:d24-h
	MOV Am,(Di,An)	Am → mem24(An+Di)	—	—	—	—	—	—	—	—	—	2	3	F1:80+Di<<4+An<<2+Am
	MOV An,(abs16)	An → mem24(abs16)	—	—	—	—	—	—	—	—	—	4	3	F7:20+An:abs16-l:abs16-h
	MOV An,(abs24)	An → mem24(abs24)	—	—	—	—	—	—	—	—	—	5	4	F4:50+An:abs24-l:abs24-m:abs24-h
	MOV imm8,Dn	imm8 → Dn	S	—	—	—	—	—	—	—	—	2	1	80+Dn<<2+Dn:imm8
	MOV imm16,Dn	imm16 → Dn	S	—	—	—	—	—	—	—	—	3	1	F8+Dn:imm16-l:imm16-h
	MOV imm24,Dn	imm24 → Dn	—	—	—	—	—	—	—	—	—	5	3	F4:70+Dn:imm24-l:imm24-m:imm24-h
	MOV imm16,An	imm16 → An	0	—	—	—	—	—	—	—	—	3	1	DC+An:imm16-l:imm16-h
	MOV imm24,An	imm24 → An	—	—	—	—	—	—	—	—	—	5	3	F4:74+An:imm24-l:imm24-m:imm24-h
MOVX	MOVX (d8,An),Dm	mem24(An+d8) → Dm	—	—	—	—	—	—	—	—	—	3	3	F5:70+An<<2+Dm:d8
	MOVX (d16,An),Dm	mem24(An+d16) → Dm	—	—	—	—	—	—	—	—	—	4	3	F7:70+An<<2+Dm:d16-l:d16-h
	MOVX (d24,An),Dm	mem24(An+d24) → Dm	—	—	—	—	—	—	—	—	—	5	4	F4:B0+An<<2+Dm:d24-l:d24-m:d24-h
	MOVX Dm,(d8,An)	Dm → mem24(An+d8)	—	—	—	—	—	—	—	—	—	3	3	F5:50+An<<2+Dm:d8
	MOVX Dm,(d16,An)	Dm → mem24(An+d16)	—	—	—	—	—	—	—	—	—	4	3	F7:60+An<<2+Dm:d16-l:d16-h
	MOVX Dm,(d24,An)	Dm → mem24(An+d24)	—	—	—	—	—	—	—	—	—	5	4	F4:30+An<<2+Dm:d24-l:d24-m:d24-h
MOVB	MOVB (An),Dm	mem8(An) → Dm	S	—	—	—	—	—	—	—	—	2	2	*4
	MOVB (d8,An),Dm	mem8(An+d8) → Dm	S	—	—	—	—	—	—	—	—	3	2	F5:20+An<<2+Dm:d8
	MOVB (d16,An),Dm	mem8(An+d16) → Dm	S	—	—	—	—	—	—	—	—	4	2	F7:D0+An<<2+Dm:d16-l:d16-h
	MOVB (d24,An),Dm	mem8(An+d24) → Dm	S	—	—	—	—	—	—	—	—	5	3	F4:A0+An<<2+Dm:d24-l:d24-m:d24-h
	MOVB (Di,An),Dm	mem8(An+Di) → Dm	S	—	—	—	—	—	—	—	—	2	2	F0:40+Di<<4+An<<2+Dm
	MOVB (abs16),Dn	mem8(abs16) → Dn	S	—	—	—	—	—	—	—	—	4	2	*5
	MOVB (abs24),Dn	mem8(abs24) → Dns	S	—	—	—	—	—	—	—	—	5	3	F4:C4+Dn:abs24-l:abs24-m:abs24-h
	MOVB Dm,(An)	Dm → mem8(An)	—	—	—	—	—	—	—	—	—	1	1	10+Dm<<2+An
	MOVB Dm,(d8,An)	Dm → mem8(An+d8)	—	—	—	—	—	—	—	—	—	3	2	F5:10+An<<2+Dm:d8
	MOVB Dm,(d16,An)	Dm → mem8(An+d16)	—	—	—	—	—	—	—	—	—	4	2	F7:90+An<<2+Dm:d16-l:d16-h
	MOVB Dm,(d24,An)	Dm → mem8(An+d24)	—	—	—	—	—	—	—	—	—	5	3	F4:20+An<<2+Dm:d24-l:d24-m:d24-h
	MOVB Dm,(Di,An)	Dm → mem8(An+Di)	—	—	—	—	—	—	—	—	—	2	2	F0:C0+Di<<4+An<<2+Dm

Notes: *1 It is not possible to specify that Dn=Dm.

*2 This instruction is supported by the assembler. For "MOV (d8,An),Am" the assembler will generate a bit pattern for d8=0.

*3 This instruction is supported by the assembler. For "MOV Am,(d8,An)" the assembler will generate a bit pattern for d8=0.

*4 This instruction is supported by the assembler. The assembler generates bit patterns for the two instructions "MOVB (An),Dm" and "EXTXB Dm".

*5 This instruction is supported by the assembler. The assembler generates bit patterns for the two instructions "MOVB (abs16),Dn" and "EXTXB Dn".

Instruction	Mnemonic	Operation	OP EX.	Flag								Code Size	Cycle	Machine Code
				VX	CX	NX	ZX	VF	CF	NF	ZF			
MOVB	MOVB Dn,(abs16)	Dn→mem8(abs16)	—	—	—	—	—	—	—	—	—	3	1	C4:Dn:abs16-l:abs16-h
	MOVB Dn,(abs24)	Dn→mem8(abs24)	—	—	—	—	—	—	—	—	—	5	3	F4:44:Dn:abs24-l:abs24-m:abs24-h
MOVBU	MOVBU (An),Dm	mem8(An)→Dm	0	—	—	—	—	—	—	—	—	1	1	30+An<<2+Dm
	MOVBU (d8,An),Dm	mem8(An+d8)→Dm	0	—	—	—	—	—	—	—	—	3	2	F5:30+An<<2+Dm:d8
	MOVBU (d16,An),Dm	mem8(An+d16)→Dm	0	—	—	—	—	—	—	—	—	4	2	F7:50+An<<2+Dm:d16-l:d16-h
	MOVBU (d24,An),Dm	mem8(An+d24)→Dm	0	—	—	—	—	—	—	—	—	5	3	F4:90+An<<2+Dm:d24-l:d24-m:d24-h
	MOVBU (Di,An),Dm	mem8(An+Di)→Dm	0	—	—	—	—	—	—	—	—	2	2	F0:80+Di<<4+An<<2+Dm
	MOVBU (abs16),Dn	mem8(abs16)→Dn	0	—	—	—	—	—	—	—	—	3	1	CC:Dn:abs16-l:abs16-h
	MOVBU (abs24),Dn	mem8(abs24)→Dn	0	—	—	—	—	—	—	—	—	5	3	F4:C8:Dn:abs24-l:abs24-m:abs24-h
EXT	EXT Dn	If Dn.bp15=0, x'0000'→MDR If Dn.bp15=1, x'FFFF'→MDR	S	—	—	—	—	—	—	—	—	2	3	F3:C1+Dn<<2 *6
EXTX	EXTX Dn	If Dn.bp15=0, Dn&x'00FFFF'→Dn If Dn.bp15=1, Dn x'FF0000'→Dn	S	—	—	—	—	—	—	—	—	1	1	B0+Dn *7
EXTXU	EXTXU Dn	Dn&x'00FFFF'→Dn	0	—	—	—	—	—	—	—	—	1	1	B4+Dn *8
EXTXB	EXTXB Dn	If Dn.bp7=0 Dn&x'0000FF'→Dn If Dn.bp7=1 Dn x'FFFF00'→Dn	S	—	—	—	—	—	—	—	—	1	1	B8+Dn *9
EXTXBU	EXTXBU Dn	Dn&x'0000FF'→Dn	0	—	—	—	—	—	—	—	—	1	1	BC+Dn *10
ADD	ADD Dn,Dm	Dm+Dn→Dm	—	●	●	●	●	●	●	●	●	1	1	90+Dn<<2+Dm
	ADD Dm,An	An+Dm→An	—	●	●	●	●	●	●	●	●	2	2	F2:00+Dm<<2+An
	ADD An,Dm	Dm+An→Dm	—	●	●	●	●	●	●	●	●	2	2	F2:C0+An<<2+Dm
	ADD An,Am	Am+An→Am	—	●	●	●	●	●	●	●	●	2	2	F2:40+An<<2+Am
	ADD imm8,Dn	Dn+imm8→Dn	S	●	●	●	●	●	●	●	●	2	1	D4+Dn:imm8
	ADD imm16,Dn	Dn+imm16→Dn	S	●	●	●	●	●	●	●	●	4	2	F7:18+Dn:imm16-l:imm16-h
	ADD imm24,Dn	Dn+imm24→Dn	—	●	●	●	●	●	●	●	●	5	3	F4:60+Dn:imm24-l:imm24-m:imm24-h
	ADD imm8,An	An+imm8→An	S	●	●	●	●	●	●	●	●	2	1	D0+An:imm8
	ADD imm16,An	An+imm16→An	S	●	●	●	●	●	●	●	●	4	2	F7:08+An:imm16-l:imm16-h
ADDC	ADDC Dn,Dm	Dm+Dn+CF→Dm	—	●	●	●	●	●	●	●	●	2	2	F2:80+Dn<<2+Dm
	ADDCF imm8,An	An+imm8→An	S	—	—	—	—	—	—	—	—	3	2	F5:0C+An:imm8 *11
SUB	SUB Dn,Dm	Dm-Dn→Dm	—	●	●	●	●	●	●	●	●	1	1	A0+Dn<<2+Dm
	SUB Dm,An	An-Dm→An	—	●	●	●	●	●	●	●	●	2	2	F2:10+Dn<<2+An
	SUB An,Dm	Dm-An→Dm	—	●	●	●	●	●	●	●	●	2	2	F2:D0+An<<2+Dm
	SUB An,Am	Am-An→Am	—	●	●	●	●	●	●	●	●	2	2	F2:50+An<<2+Am
	SUB imm16,Dn	Dn-imm16→Dn	S	●	●	●	●	●	●	●	●	4	2	F7:1C+Dn:imm16-l:imm16-h
	SUB imm24,Dn	Dn-imm24→Dn	—	●	●	●	●	●	●	●	●	5	3	F4:68+Dn:imm24-l:imm24-m:imm24-h
	SUB imm16,An	An-imm16→An	S	●	●	●	●	●	●	●	●	4	2	F7:0C+An:imm16-l:imm16-h
	SUB imm24,An	An-imm24→An	—	●	●	●	●	●	●	●	●	5	3	F4:6C+An:imm24-l:imm24-m:imm24-h
SUBC	SUBC Dn,Dm	Dm-Dn-CF→Dm	—	●	●	●	●	●	●	●	●	2	2	F2:90+Dn<<2+Dm
MUL	MUL Dn,Dm	Dm×Dn→Dm (Dm×Dn)>>16→MDR	—	?	?	?	?	0	?	●	●	2	12	F3:40+Dn<<2+Dm *12
MULU	MULU Dn,Dm	Dm×Dn→Dm (Dm×Dn)>>16→MDR	—	?	?	?	?	0	?	●	●	2	12	F3:50+Dn<<2+Dm *13
DIVU	DIVU Dn,Dm	(MDR<<16+Dm)/Dn→Dm ... MDR	—	?	?	●/?	●/?	0/1	?	●/?	●/?	2	13	F3:60+Dn<<2+Dm *14

Notes: *6 32-bit sign extended word data
 *7 24-bit sign extended word data
 *8 24-bit zero extended word data
 *9 24-bit sign extended byte data
 *10 24-bit zero extended byte data
 *11 Addition without changing flag
 *12 16×16 = 32 (signed)
 *13 16×16 = 32 (unsigned)
 *14 32÷16 = 16...16 (unsigned)

Chapter 9 Appendix

Instruction	Mnemonic	Operation	OP EX.	Flag								Code Size	Cycle	Machine Code
				VX	CX	NX	ZX	VF	CF	NF	ZF			
CMP	CMP Dn,Dm	Dm-Dn	—	●	●	●	●	●	●	●	●	2	2	F3:90+Dn<<2+Dm
	CMP Dm,An	An-Dm	—	●	●	●	●	●	●	●	●	2	2	F2:20+Dm<<2+An
	CMP An,Dm	Dm-An	—	●	●	●	●	●	●	●	●	2	2	F2:E0+An<<2+Dm
	CMP An,Am	Am-An	—	●	●	●	●	●	●	●	●	2	2	F2:60+An<<2+Am
	CMP imm8,Dn	Dn-imm8	S	●	●	●	●	●	●	●	●	2	1	D8+Dn:imm8
	CMP imm16,Dn	Dn-imm16	S	●	●	●	●	●	●	●	●	4	2	F7:48+Dn:imm16-l:imm16-h
	CMP imm24,Dn	Dn-imm24	—	●	●	●	●	●	●	●	●	5	3	F4:78+Dn:imm24-l:imm24-m:imm24-h
	CMP imm16,An	An-imm16	0	●	●	●	●	●	●	●	●	3	1	EC+An:imm16-l:imm16-h
AND	AND Dn,Dm	Dm&(x'FF0000')Dn → Dm	—	—	—	—	—	0	0	●	●	2	2	F3:00+Dn<<2+Dm *15
	AND imm8,Dn	Dn&(x'FF0000')imm8 → Dn	0	—	—	—	—	0	0	●	●	3	2	F5:00+Dn:imm8 *15
	AND imm16,Dn	Dn&(x'FF0000')imm16 → Dn	—	—	—	—	—	0	0	●	●	4	2	F7:00+Dn:imm16-l:imm16-h *15
	AND imm16,PSW	PSW&imm16 → PSW	—	●	●	●	●	●	●	●	●	4	3	F7:10:imm16-l:imm16-h *15
OR	OR Dn,Dm	Dm (Dn&x'00FFFF') → Dm	—	—	—	—	—	0	0	●	●	2	2	F3:10+Dn<<2+Dm *15
	OR imm8,Dn	Dn imm8 → Dn	0	—	—	—	—	0	0	●	●	3	2	F5:08+Dn:imm8 *15
	OR imm16,Dn	Dn imm16 → Dn	—	—	—	—	—	0	0	●	●	4	2	F7:40+Dn:imm16-l:imm16-h *15
	OR imm16,PSW	PSW imm16 → PSW	—	●	●	●	●	●	●	●	●	4	3	F7:14:imm16-l:imm16-h *15
XOR	XOR Dn,Dm	Dm^(x'00FFFF')Dn → Dm	—	—	—	—	—	0	0	●	●	2	2	F3:20+Dn<<2+Dm *15
	XOR imm16,Dn	Dn^imm16 → Dn	—	—	—	—	—	0	0	●	●	4	2	F7:4C+Dn:imm16-l:imm16-h *15
NOT	NOT Dn	Dn^x'00FFFF' → Dn	—	—	—	—	—	0	0	●	●	2	2	F3:E4+Dn *15
ASR	ASR Dn	Dn.lsb → CF Dn.bp → Dn.bp-1(bp15~1) Dn.bp15 → Dn.bp15	—	—	—	—	—	0	●	●	●	2	2	F3:38+Dn *15
LSR	LSR Dn	Dn.lsb → CF Dn.bp → Dn.bp-1(bp15~1) 0 → Dn.bp15	—	—	—	—	—	0	●	0	●	2	2	F3:3C+Dn *15
ROR	ROR Dn	Dn.lsb → temp Dn.bp → Dn.bp-1(bp15~1) CF → Dn.bp15 temp → CF	—	—	—	—	—	0	●	●	●	2	2	F3:34+Dn *15
ROL	ROL Dn	Dn.bp15 → temp Dn.bp → Dn.bp+1(bp14~0) CF → Dn.lsb temp → CF	—	—	—	—	—	0	●	●	●	2	2	F3:30+Dn *15
BTST	BTST imm8,Dn	Dn&imm8 ... PSW	0	—	—	—	—	0	0	0	●	3	2	F5:04+Dn:imm8
	BTST imm16,Dn	Dn&imm16 ... PSW	0	—	—	—	—	0	0	●	●	4	2	F7:04+Dn:imm16-l:imm16-h
BSET	BSET Dm,(An)	mem8(An)&Dm ... PSW mem8(An) Dm → mem8(An)	0	—	—	—	—	0	0	0	●	2	5	F0:20+An<<2+Dm *16
BCLR	BCLR Dm,(An)	mem8(An)&Dm ... PSW mem8(An)&(~Dm) → mem8(An)	0	—	—	—	—	0	0	0	●	2	5	F0:30+An<<2+Dm *16
Bcc	BEQ label	If ZF=1, PC+2+d8(label) → PC If ZF=0, PC+2 → PC	—	—	—	—	—	—	—	—	—	2	2/1	E8:d8 *17
	BNE label	If ZF=0, PC+2+d8(label) → PC If ZF=1, PC+2 → PC	—	—	—	—	—	—	—	—	—	2	2/1	E9:d8 *18
	BLT label	If (VF^NF)=1, PC+2+d8(label) → PC If (VF^NF)=0, PC+2 → PC	—	—	—	—	—	—	—	—	—	2	2/1	E0:d8 *19

Notes: *15 16-bit computation
*16 Performed under the conditions of bus lock and disabled interrupts.
*17 src=dest (lower 16 bits)
*18 src≠dest (lower 16 bits)
*19 src>dest (lower 16 bits, signed)

Instruction	Mnemonic	Operation	OP EX.	Flag								Code Size	Cycle	Machine Code
				VX	CX	NX	ZX	VF	CF	NF	ZF			
Bcc	BLE label	If $((VF \wedge NF) \vee ZF) = 1$, $PC + 2 + d8(\text{label}) \rightarrow PC$ If $((VF \wedge NF) \vee ZF) = 0$, $PC + 2 \rightarrow PC$	—	—	—	—	—	—	—	—	—	2	2/1	E3:d8 *20
	BGE label	If $(VF \wedge NF) = 0$, $PC + 2 + d8(\text{label}) \rightarrow PC$ If $(VF \wedge NF) = 1$, $PC + 2 \rightarrow PC$	—	—	—	—	—	—	—	—	—	2	2/1	E2:d8 *21
	BGT label	If $((VF \wedge NF) \vee ZF) = 0$, $PC + 2 + d8(\text{label}) \rightarrow PC$ If $((VF \wedge NF) \vee ZF) = 1$, $PC + 2 \rightarrow PC$	—	—	—	—	—	—	—	—	—	2	2/1	E1:d8 *22
	BCS label	If $CF = 1$, $PC + 2 + d8(\text{label}) \rightarrow PC$ If $CF = 0$, $PC + 2 \rightarrow PC$	—	—	—	—	—	—	—	—	—	2	2/1	E4:d8 *23
	BLS label	If $(CF \vee ZF) = 1$, $PC + 2 + d8(\text{label}) \rightarrow PC$ If $(CF \vee ZF) = 0$, $PC + 2 \rightarrow PC$	—	—	—	—	—	—	—	—	—	2	2/1	E7:d8 *24
	BCC label	If $CF = 0$, $PC + 2 + d8(\text{label}) \rightarrow PC$ If $CF = 1$, $PC + 2 \rightarrow PC$	—	—	—	—	—	—	—	—	—	2	2/1	E6:d8 *25
	BHI label	If $(CF \vee ZF) = 0$, $PC + 2 + d8(\text{label}) \rightarrow PC$ If $(CF \vee ZF) = 1$, $PC + 2 \rightarrow PC$	—	—	—	—	—	—	—	—	—	2	2/1	E5:d8 *26
	BVC label	If $VF = 0$, $PC + 3 + d8(\text{label}) \rightarrow PC$ If $VF = 1$, $PC + 3 \rightarrow PC$	—	—	—	—	—	—	—	—	—	3	3/2	F5:FC:d8 *27
	BVS label	If $VF = 1$, $PC + 3 + d8(\text{label}) \rightarrow PC$ If $VF = 0$, $PC + 3 \rightarrow PC$	—	—	—	—	—	—	—	—	—	3	3/2	F5:FD:d8 *28
	BNC label	If $NF = 0$, $PC + 3 + d8(\text{label}) \rightarrow PC$ If $NF = 1$, $PC + 3 \rightarrow PC$	—	—	—	—	—	—	—	—	—	3	3/2	F5:FE:d8 *29
	BNS label	If $NF = 1$, $PC + 3 + d8(\text{label}) \rightarrow PC$ If $NF = 0$, $PC + 3 \rightarrow PC$	—	—	—	—	—	—	—	—	—	3	3/2	F5:FF:d8 *30
	BRA label	$PC + 2 + d8(\text{label}) \rightarrow PC$	—	—	—	—	—	—	—	—	—	2	2	EA:d8
Bccx	BEQX label	If $ZX = 1$, $PC + 3 + d8(\text{label}) \rightarrow PC$ If $ZX = 0$, $PC + 3 \rightarrow PC$	—	—	—	—	—	—	—	—	—	3	3/2	F5:E8:d8 *31
	BNEX label	If $ZX = 0$, $PC + 3 + d8(\text{label}) \rightarrow PC$ If $ZX = 1$, $PC + 3 \rightarrow PC$	—	—	—	—	—	—	—	—	—	3	3/2	F5:E9:d8 *32

Notes: *20 $\text{src} \geq \text{dest}$ (lower 16 bits, signed)
 *21 $\text{src} \leq \text{dest}$ (lower 16 bits, signed)
 *22 $\text{src} < \text{dest}$ (lower 16 bits, signed)
 *23 $\text{src} > \text{dest}$ (lower 16 bits, unsigned)
 *24 $\text{src} \geq \text{dest}$ (lower 16 bits, unsigned)
 *25 $\text{src} \leq \text{dest}$ (lower 16 bits, unsigned)
 *26 $\text{src} < \text{dest}$ (lower 16 bits, unsigned)
 *27 $VF = 0$
 *28 $VF = 1$
 *29 $NF = 0$
 *30 $NF = 1$
 *31 $\text{src} = \text{dest}$ (24 bits)
 *32 $\text{src} \neq \text{dest}$ (24 bits)

Chapter 9 Appendix

Instruction	Mnemonic	Operation	OP EX.	Flag								Code Size	Cycle	Machine Code
				VX	CX	NX	ZX	VF	CF	NF	ZF			
Bccx	BLTX label	If (VX^NX)=1, PC+3+d8(label)→PC If (VX^NX)=0, PC+3→PC	–	–	–	–	–	–	–	–	–	3	3/2	F5:E0:d8 *33
	BLEX label	If ((VX^NX) ZX)=1, PC+3+d8(label)→PC If ((VX^NX) ZX)=0, PC+3→PC	–	–	–	–	–	–	–	–	–	3	3/2	F5:E3:d8 *34
	BGEX label	If (VX^NX)=0, PC+3+d8(label)→PC If (VX^NX)=1, PC+3→PC	–	–	–	–	–	–	–	–	–	3	3/2	F5:E2:d8 *35
	BGTX label	If ((VX^NX) ZX)=0, PC+3+d8(label)→PC If ((VX^NX) ZX)=1, PC+3→PC	–	–	–	–	–	–	–	–	–	3	3/2	F5:E1:d8 *36
	BCSX label	If CX=1, PC+3+d8(label)→PC If CX=0, PC+3→PC	–	–	–	–	–	–	–	–	–	3	3/2	F5:E4:d8 *37
	BLSX label	If (CX ZX)=1, PC+3+d8(label)→PC If (CX ZX)=0, PC+3→PC	–	–	–	–	–	–	–	–	–	3	3/2	F5:E7:d8 *38
	BCCX label	If CX=0, PC+3+d8(label)→PC If CX=1, PC+3→PC	–	–	–	–	–	–	–	–	–	3	3/2	F5:E6:d8 *39
	BHIX label	If (CX ZX)=0, PC+3+d8(label)→PC If (CX ZX)=1, PC+3→PC	–	–	–	–	–	–	–	–	–	3	3/2	F5:E5:d8 *40
	BVCX label	If VX=0, PC+3+d8(label)→PC If VX=1, PC+3→PC	–	–	–	–	–	–	–	–	–	3	3/2	F5:EC:d8 *41
	BVSX label	If VX=1, PC+3+d8(label)→PC If VX=0, PC+3→PC	–	–	–	–	–	–	–	–	–	3	3/2	F5:ED:d8 *42
	BNCX label	If NX=0, PC+3+d8(label)→PC If NX=1, PC+3→PC	–	–	–	–	–	–	–	–	–	3	3/2	F5:EE:d8 *43
	BNSX label	If NX=1, PC+3+d8(label)→PC If NX=0, PC+3→PC	–	–	–	–	–	–	–	–	–	3	3/2	F5:EF:d8 *44
JMP	JMP label16	PC+3+d16(label16)→PC	–	–	–	–	–	–	–	–	–	3	2	FC:d16-l:d16-h
	JMP label24	PC+5+d24(label24)→PC	–	–	–	–	–	–	–	–	–	5	4	F4:E0:d24-l:d24-m:d24-h
	JMP (An)	An→PC	–	–	–	–	–	–	–	–	–	2	3	F0:An<<2

Notes: *33 src>dest (24 bits, signed)
 *34 src≥dest (24 bits, signed)
 *35 src≤dest (24 bits, signed)
 *36 src<dest (24 bits, signed)
 *37 src>dest (24 bits, unsigned)
 *38 src≥dest (24 bits, unsigned)
 *39 src≤dest (24 bits, unsigned)
 *40 src<dest (24 bits, unsigned)
 *41 VX=0
 *42 VX=1
 *43 NX=0
 *44 NX=1

Instruction	Mnemonic	Operation	OP EX.	Flag								Code Size	Cycle	Machine Code
				VX	CX	NX	ZX	VF	CF	NF	ZF			
JSR	JSR label16	A3-4 → A3 PC+3 → mem24(A3) PC+3+d16(label16) → PC	—	—	—	—	—	—	—	—	—	3	4	FD:d16-l:d16-h
	JSR label24	A3-4 → A3 PC+5 → mem24(A3) PC+5+d24(label24) → PC	—	—	—	—	—	—	—	—	—	5	5	F4:E1:d24-l:d24-m:d24-h
	JSR (An)	A3-4 → A3 PC+2 → mem24(A3) An → PC	—	—	—	—	—	—	—	—	—	2	5	F0:01+An<<2
NOP	NOP	PC+1 → PC	—	—	—	—	—	—	—	—	—	1	1	F6
RTS	RTS	mem24(A3) → PC A3+4 → A3	—	—	—	—	—	—	—	—	—	1	5	FE
RTI	RTI	mem16(A3) → PSW mem24(A3+2) → PC A3+6 → A3	—	●	●	●	●	●	●	●	●	1	6	EB

How to Read INSTRUCTION SET

■ Explanation of symbols used in the chart

Dn, Dm, Di

An, Am

MDR, PSW, PC

imm8, imm16, imm16-l, imm16-h

imm24, imm24-l, imm24-m, imm24-h

d8, d16, d16-l, d16-h

d24, d24-l, d24-m, d24-h

abs16, abs16-l, abs16-h

abs24, abs24-l, abs24-m, abs24-h

mem8 (An), mem8 (abs16), mem8 (abs24)

mem16 (An), mem16 (abs16), mem16 (abs24)

mem24 (Am), mem24 (abs16), mem24 (abs24)

.bp, .lsb, .msb

&, !, ^

~, <<

VX, CX, NX, ZX

VF, CF, NF, ZF

temp

→, ...

Data register

Address register

Multiplication and division register, program status word, program counter

Constant

Displacement

Absolute address

8-bit memory data referenced at the address enclosed in parenthesis

16-bit memory data referenced at the address enclosed in parenthesis

24-bit memory data referenced at the address enclosed in parenthesis

Bit specification

Logical AND, logical OR, exclusive OR

Bit reversal, bit shift

Extended overflow flag, extended carry flag, extended negative flag, extended zero flag

Overflow flag, carry flag, negative flag, zero flag

Temporary register inside CPU

Assignment, reflection of computation results

■ OP EX. (Operand Extension)

O zero extension

S sign extension

— not applicable

■ Flag

● change

— no change

0 normally 0

1 normally 1

? undefined

■ Code Size

Unit: byte

■ Cycle

The minimum number of cycles are specified.

Unit: machine cycle

a/b: there are branches in the 'a' cycle

there are no branches in the 'b' cycle

■ Machine Code

[:] separates the byte units. [<<2] indicates a 2-bit shift.

Dn, Dm, Di, An, Am: register numbers

D0	00	A0	00
D1	01	A1	01
D2	10	A2	10
D3	11	A3	11

■ Notes

- Instructions that access 16-bit and 24-bit data must use an even memory address.
- All 8-bit displacements (d8) and 16-bit displacements (d16) are sign extended.

MN102L00 SERIES INSTRUCTION MAP

First Byte																	
Upper/Lower		0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
0		MOV Dm, (An)															
	1	MOVB Dm, (An)															
2		MOV (An), Dm															
	3	MOVBU (An), Dm															
4		MOV Dm, (d8, An)															
	5	MOV Am (d8, An)															
6		MOV (d8, An), Dm															
	7	MOV (d8, An), Am															
8		MOV Dn, Dm (When src=dest, MOV imm8, Dn)															
	9	ADD Dn, Dm															
A		SUB Dn, Dm															
	B	EXTX Dn				EXTXU Dn				EXTXB Dn				EXTXBU Dn			
C		MOV Dn, (abs16)				MOVB Dn, (abs16)				MOV (abs16),Dn				MOVBU (abs16),Dn			
	D	ADD imm8, An				ADD imm8, Dn				CMP imm8, Dn				MOV imm16, An			
E		BLT label	BGT label	BGE label	BLE label	BCS label	BHI label	BCC label	BLS label	BEQ label	BNE label	BRA label	RTI	CMP imm16, An			
	F	Code extended (2 bytes)				Code extended (5 bytes)	Code extended (3 bytes)	NOP	Code extended (4 bytes)	MOV imm16, Dn				JMP label16	JSR label16	RTS	

Two-Byte Instructions (First byte: F0)

Second Byte																	
Upper/Lower		0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
0		JMP (A0)	JSR (A0)			JMP (A1)	JSR (A1)			JMP (A2)	JSR (A2)			JMP (A3)	JSR (A3)		
	1																
2		BSET Dm, (An)															
	3	BCLR Dm, (An)															
4		MOVB (Di, An), Dm															
	5																
6		MOVBU (Di, An), Dm															
	7																
8		MOVB Dm, (Di, An)															
	9																
A																	
	B																
C																	
	D																
E																	
	F																

Two-Byte Instructions (First byte: F1)

Second Byte	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
Upper/Lower																
0	MOV (Di, An), Am															
1																
2																
3																
4	MOV (Di, An), Dm															
5																
6																
7																
8	MOV Am, (Di, An)															
9																
A																
B																
C	MOV Dm, (Di, An)															
D																
E																
F																

Two-Byte Instructions (First byte: F2)

Second Byte	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
Upper/Lower																
0	ADD Dm, An															
1	SUB Dm, An															
2	CMP Dm, An															
3	MOV Dm, An															
4	ADD An, Am															
5	SUB An, Am															
6	CMP An, Am															
7	MOV An, Am															
8	ADDC Dn, Dm															
9	SUBC Dn, Dm															
A																
B																
C	ADD An, Dm															
D	SUB An, Dm															
E	CMP An, Dm															
F	MOV An, Dm															

Chapter 9 Appendix

Two-Byte Instructions (First byte: F3)

Second Byte Upper/Lower	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
0	AND Dn, Dm															
1	OR Dn, Dm															
2	XOR Dn, Dm															
3	ROL Dn				ROR Dn				ASR Dn				LSR Dn			
4	MUL Dn, Dm															
5	MULU Dn, Dm															
6	DIVU Dn, Dm															
7																
8																
9	CMP Dn, Dm															
A																
B																
C	MOV D0, MDR	EXT D0			MOV D1, MDR	EXT D1			MOV D2, MDR	EXT D2			MOV D3, MDR	EXT D3		
D	MOV D0, PSW				MOV D1, PSW				MOV D2, PSW				MOV D3, PSW			
E	MOV MDR, Dn				NOT Dn											
F	MOV PSW, Dn															

Five-Byte Instructions (First byte: F4)

Second Byte	Upper/Lower		0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
0	MOV Dm, (d24, An)																	
1	MOV Am, (d24, An)																	
2	MOVB Dm, (d24, An)																	
3	MOVX Dm, (d24, An)																	
4	MOV Dn, (abs24)				MOVB Dn, (abs24)													
5	MOV An, (abs24)																	
6	ADD imm24, Dn				ADD imm24, An				SUB imm24, Dn				SUB imm24, An					
7	MOV imm24, Dn				MOV imm24, An				CMP imm24, Dn				CMP imm24, An					
8	MOV (d24, An), Dm																	
9	MOVBU (d24, An), Dm																	
A	MOVB (d24, An), Dm																	
B	MOVX (d24, An), Dm																	
C	MOV (abs24), Dn				MOVB (abs24), Dn				MOVBU (abs24), Dn									
D	MOV (abs24), An																	
E	JMP label24	JSR label24																
F	MOV (d24, An), Am																	

Three-Byte Instructions (First byte: F5)

Second Byte Upper/Lower	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
0	AND imm8, Dn				BTST imm8, Dn				OR imm8, Dn				ADDNF imm8, An			
1	MOVB Dm, (d8, An)															
2	MOVB (d8, An), Dm															
3	MOVBU (d8, An), Dm															
4																
5	MOVX Dm, (d8, An)															
6																
7	MOVX (d8, An), Dm															
8																
9																
A																
B																
C																
D																
E	BLTX label	BGTX label	BGEX label	BLEX label	BCSX label	BHIX label	BCCX label	BLSX label	BEQX label	BNEX label			BVCX label	BVSX label	BNCX label	BNSX label
F													BVC label	BVS label	BNC label	BNS label

Four-Byte Instructions (First byte: F7)

Second Byte Upper/Lower	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
0	AND imm16, Dn				BTST imm16, Dn				ADD imm16, An				SUB imm16, An			
1	AND imm16 PSW				OR imm16 PSW				ADD imm16, Dn				SUB imm16, Dn			
2	MOV An, (abs16)															
3	MOV (abs16), An															
4	OR imm16, Dn								CMP imm16, Dn				XOR imm16, Dn			
5	MOVB (d16, An), Dm															
6	MOVX Dm,(d16, An)															
7	MOVX (d16, An), Dm															
8	MOV Dm,(d16, An)															
9	MOVB Dm,(d16, An)															
A	MOV Am,(d16, An)															
B	MOV (d16, An), Am															
C	MOV (d16, An), Dm															
D	MOVB (d16, An), Dm															
E																
F																

9-4 Initialization Program

After reset, the initialization program must be located in the CS0 area (x'010000' to x'3FFFFFF'). In the initialization program, set the number of wait cycles for Block 0 to the MEMMD0 register. Next, set the MEMCTR register. Always set bits [8:0] of the MEMCTR register to '100'. The number of wait cycles set in the MEMMD0 register is valid after setting the MEMCTR register.



Setting the MEMMD0 register and the MEMCTR register must follow this step. If this step is not followed, writing to the MEMCTR register cannot be guaranteed.

Recommend to write x'0410' to MEMCTR_INIT.

In the program, the following symbols and register addresses are equivalent.

(Amemctr) = (x'FC02')
 (Amemmd0) = (x'FC30')
 (Amemmd1) = (x'FC32')
 (Amemmd2) = (x'FC34')
 (Amemmd3) = (x'FC36')
 (Aexmctr) = (x'FD00')
 (Ap01md) = (x'FFF0')
 (Ap01dir) = (x'FFE0')
 (Ap23md) = (x'FFF2')
 (Ap23dir) = (x'FFE2')
 (Ap45md) = (x'FFF4')
 (Ap45dir) = (x'FFE4')
 (Ap6md) = (x'FFF6')
 (Ap6dir) = (x'FFE6')

```
; Initialization Program
init    equ    *
```

```
; Memory Mode Setting for Block 0
```

```
mov     MEM0_INIT,d0
mov     d0,(Amemmd0)
```

Set the number of wait cycles for block 0 to the MEMMD0 register.

```
; Handshake Mode Setting
```

```
mov     MEMCTR_INIT,d0
mov     d0,(Amemctr)
```

Set bit 10 (HSWTIOE), bit 9 (NWAITIOE) and bit 8 (WAITSET) of the MEMCTR register to 1, 0 and 0 respectively.

```
; Pin Setting in Memory Expansion Mode
or Processor Mode
```

```
mov     P01M_INIT,d0
mov     d0,(Ap01md)
mov     P01D_INIT,d0
mov     d0,(Ap01dir)
mov     P23M_INIT,d0
mov     d0,(Ap23md)
mov     P23D_INIT,d0
mov     d0,(Ap23dir)
mov     P45M_INIT,d0
mov     d0,(Ap45md)
mov     P45D_INIT,d0
mov     d0,(Ap45dir)
mov     P6M_INIT,d0
movb    d0,(Ap6md)
mov     P6D_INIT,d0
movb    d0,(Ap6dir)
```

Set pins.

```
; Memory Mode Setting for Block1,
Block2, Block 3
```

```
mov     MEM1_INIT,d0
mov     d0,(Amemmd1)
mov     MEM2_INIT,d0
mov     d0,(Amemmd2)
mov     MEM3_INIT,d0
mov     d0,(Amemmd3)
```

Set the number of wait cycles for each block to the associated MEMMDn register. (n=1,2,3)

```
; Burst ROM Setting
```

```
mov     EXMEM_INIT,d0
mov     d0,(Aexmctr)
```

Set the EXMCTR register when the burst ROM is used, the ALE signal polarity is changed, the pulse width of write enable signal is shortened.

; Register Initialization		
mov	d0,d0	
mov	d0,d1	
mov	d0,d2	
mov	d0,d3	
mov	d0,a0	
mov	d0,a1	
mov	d0,a2	Clear register to 0. Execute this operation although this step is not always required.
mov	STACK_TOP,a3	Set the initial value of the stack pointer. (Always set the even address.)
; Interrupt Enable		
mov	INIT_PSW,d0	
mov	d0,psw	When using an interrupt, set the interrupt mode and set the interrupt enable flag of PSW to 1 after setting the stack.

9-5 EPROM Version

9-5-1 Overview

The MN102LP25x (x: G, Z, A) replaces the MN102L25x (x: G, Z, A) mask ROM with the EPROM which is an electrically erasable/programmable memory. The MN102LP25x is sealed in plastic. Once the data is written to the PROM, the data cannot be erased. Using a dedicated adaptor socket, the program is written with the EPROM writer (EPROM parallel mode).

■ Features

- Memory Capacity 128 kbytes (64 k × 16 bits) ... MN102LP25G, MN102LP25Z
 32 kbytes (16 k × 16 bits) ... MN102LP25A
- Programming Methods Word programming, Page programming
- Pin 40 pins




Figure 9-5-1 Memory Map During EPROM Parallel Mode

9-5-2 Connecting Adaptor Socket

When the CPU becomes the EPROM mode, the MN102LP25x stops and writes the program to EPROM. The following figure shows the connection of the dedicated adaptor socket and EPROM.



When programming with the EPROM writer, the MN102LP25x must connect to the writer socket correctly. If the MN102LP25x and the writer socket do not connect correctly, the CPU may damage.





Figure 9-5-2 Pin Configuration of Adaptor Socket



* : Connect the MN102LP25A to VSS.

Figure 9-5-3 EPROM Pin Configuration

I-Mbit EPROM		MN102LP25x	
Pin Number	Pin Name	Pin Number	Pin Name
1	VPP	66	VPP
2	$\overline{CE}$	4	P63
3	I/O15	100	P17
4	I/O14	99	P16
5	I/O13	98	P15
6	I/O12	97	P14
7	I/O11	96	P13
8	I/O10	95	P12
9	I/O9	94	P11
10	I/O8	93	P10
11, 30	VSS	1, 5 - 12, 13,17,19 - 20, 23, 25, 40 - 53, 55 - 65, 67 - 75, 80,82,92	P60,P50 - P57,P20,VDD,VSS,XI,OSCI, MODE,P41 - P43,VSS,P44 - P47, P80 - P85,P86 - P87,P90 - P93, P94 - P97,P70 - P75, NMI, PA4, $\overline{RST}$,VSS
12	I/O7	91	P07
13	I/O6	90	P06
14	I/O5	89	P05
15	I/O4	88	P04
16	I/O3	87	P03
17	I/O2	86	P02
18	I/O1	85	P01
19	I/O0	84	P00
20	$\overline{OE}$	2	P61
21	A0	14	P21
22	A1	15	P22
23	A2	16	P23
24	A3	26	P24
25	A4	27	P25
26	A5	28	P26
27	A6	29	P27
28	A7	30	P30
29	A8	31	P31
31	A9	32	P32
32	A10	33	P33
33	A11	35	P34
34	A12	36	P35
35	A13	37	P36
36	A14	38	P37
37	A15	39	P40
38	A16		
39	PGM	3	P62
40	VDD	22, 34,54,76 - 79,81,83	VDD,PA0 - PA3,PA5
		18, 21,24	SYSCLK, XO, OSCO

Open

Figure 9-5-4 Adaptor Socket-MN102LP25x Pin Connections

9-5-3 Programming

■ Operating Mode

The following table describes the operating modes.

Table 9-5-1 Operating Mode Selection

		/CE	/OE	/PGM	V _{DD}	V _{PP}	AB0 to AB15	D7 to D0
Read		L	L	H	V _{DD}	V _{DD}	Address Input	Data Output
Output Reserved		L	H	H	V _{DD}	V _{DD}	Address Input	High Impedance
Standby		H	-	-	V _{DD}	V _{DD}	-	High Impedance
Word Program		L	H	L	V _{DD}	V _{PP}	Address Input	Data Input
Page	Latch	H	L	H	V _{DD}	V _{DD}	Address Input	Data Input
Program	Program	H	H	L	V _{DD}	V _{PP}	-	High Impedance
Verify		L	L	H	V _{DD}	V _{PP}	Address Input	Data Output
Reserved		L	L	L	V _{DD}	V _{PP}	-	High Impedance
		L	H	H	V _{DD}	V _{PP}	-	High Impedance
		H	L	L	V _{DD}	V _{PP}	-	High Impedance
		H	H	H	V _{DD}	V _{PP}	-	High Impedance

■ Word Programming

The word programming is a mode to write 1-word (16-bit) data at a time. To use this programming mode, set $V_{DD} = 6\text{ V}$, $V_{PP} = 12.5\text{ V}$, and address = 0. The data is written by applying 0.2 ms pulses. After each pulse, read is checked. This step is repeated until the read check is OK. Additional pulse is applied when the read check is verified. The width of additional pulses is 0.2 ms times the number of pulses required until the read check is verified.

The address increments each time the word data is programmed and then the next word data is programmed. This operation repeats until the last address is programmed. After that, setting $V_{DD} = V_{PP} = 5\text{ V}$ and reading all addresses ends programming.

DC Characteristics

$$V_{DD} = 6\text{ V} \pm 0.25\text{ V}, V_{PP} = 12.5\text{ V} \pm 0.3\text{ V}, T_a = 25\text{ }^{\circ}\text{C} \pm 5\text{ }^{\circ}\text{C}$$

Parameter	Symbol	Condition	Min	Typ	Max	Unit
Input Leakage Current	I_{LI}	$I_{LI} = 0\text{ V to }V_{DD}$			2	μA
Output Voltage	V_{OL}	$I_{OL} = 4\text{ mA}$			0.45	V
	V_{OH}	$I_{OH} = -4\text{ mA}$	2.4			V
Input Voltage	V_{IL}				0.8	V
	V_{IH}		2.4			V
V_{DD} Power Supply (Write, Verify)	I_{DD}				40.0	mA
V_{PP} Power Supply (Write)	I_{PP}	$/\text{CE} = V_{IL}$			40.0	mA

Note:

- V_{PP} (12.5 V) must be applied after V_{DD} (6 V) and off before V_{DD} voltage.
- Do not allow V_{PP} to exceed 13 V including overshoot.
- Do not plug or unplug the device while applying V_{PP} (12.5 V). This affects the reliability of the device.
- When $/\text{OE} = V_{IL}$ (12.5 V), do not change V_{PP} from V_{IL} to 12.5 V or from 12.5 V to V_{IL} .

AC Characteristics

$$V_{DD} = 6\text{ V} \pm 0.25\text{ V}, V_{PP} = 12.5\text{ V} \pm 0.3\text{ V}, T_a = 25\text{ }^{\circ}\text{C} \pm 5\text{ }^{\circ}\text{C}$$

Parameter	Symbol	Condition	Min	Typ	Max	Unit
Address Setup Time	t _{AS}		2			μs
/OE Enable Setup Time	t _{OES}		2			μs
Data Setup Time	t _{DS}		2			μs
Address Hold Time	t _{AH}		0			μs
Data Hold Time	t _{DH}		2			μs
V _{DD} Setup Time	t _{VCS}		2			μs
V _{PP} Setup Time	t _{VPS}		2			μs
Program Pulse Width	t _{PW}		0.19	0.2	0.21	ms
Additional Program Pulse Width	t _{OPW}		0.19		5.25	ms
/OE Setup Time	t _{CES}		2			μs
/OE Output Delay Time	t _{OE}		0		150	ns




Figure 9-5-5 Word Program Timing




Figure 9-5-6 Word Program Flow

■ Page Programming

The page programming is a mode to write 2-word (32-bit) data. To use this programming mode, first set $V_{DD} = 6\text{ V}$, $V_{PP} = 12.5\text{ V}$. Latch address = 0 and 16-bit data. Then set address = 2 and the next 16-bit data. The data is written by applying 0.2 ms pulses. After each pulse, read is checked. This step is repeated until the read check is OK. Additional pulse is applied when the read check is verified. The width of additional pulses is 0.2 ms times the number of pulses required until the read check is verified.

The address increments each time the 2-word data is programmed and then the next 2-word data is programmed. This operation repeats until the last address is programmed. After that, setting $V_{DD} = V_{PP} = 5\text{ V}$ and reading all addresses ends programming.

DC Characteristics

$$V_{DD} = 6\text{ V} \pm 0.25\text{ V}, V_{PP} = 12.5\text{ V} \pm 0.3\text{ V}, T_a = 25\text{ }^{\circ}\text{C} \pm 5\text{ }^{\circ}\text{C}$$

Parameter	Symbol	Condition	Min	Typ	Max	Unit
Input Leakage Current	I_{LI}	$I_{LI} = 0\text{ V to }V_{DD}$			2	μA
Output Voltage	V_{OL}	$I_{OL} = 4\text{ mA}$			0.45	V
	V_{OH}	$I_{OH} = -4\text{ mA}$	2.4			V
Input Voltage	V_{IL}				0.8	V
	V_{IH}		2.4			V
V_{DD} Power Supply (Write, Verify)	I_{DD}				40.0	mA
V_{PP} Power Supply (Write)	I_{PP}	$/\text{CE} = V_{IL}$			40.0	mA

Note:

- V_{PP} (12.5 V) must be applied after V_{DD} (6 V) and off before V_{DD} voltage.
- Do not allow V_{PP} to exceed 13 V including overshoot.
- Do not plug or unplug the device while applying V_{PP} (12.5 V). This affects the reliability of the device.
- When $/\text{OE} = V_{IL}$ (12.5 V), do not change V_{PP} from V_{IL} to 12.5 V or from 12.5 V to V_{IL} .

AC Characteristics

$$V_{DD} = 6\text{ V} \pm 0.25\text{ V}, V_{PP} = 12.5\text{ V} \pm 0.3\text{ V}, T_a = 25\text{ }^{\circ}\text{C} \pm 5\text{ }^{\circ}\text{C}$$

Parameter	Symbol	Condition	Min	Typ	Max	Unit
Address Setup Time	t _{AS}		2			μs
NOE Enable Setup Time	t _{OES}		2			μs
Data Setup Time	t _{DS}		2			μs
Address Hold Time	t _{AH}		0			μs
	t _{AHL}		2			μs
Data Hold Time	t _{DH}		2			μs
V _{PP} Setup Time	t _{VPS}		2			μs
V _{DD} Setup Time	t _{VCS}		2			μs
NPGM Pulse Width during Initial Programming	t _{pw}		0.19	0.2	0.21	ms
NPGM Pulse Width during Over Programming	t _{OPW}		0.19		5.25	ms
NOE Setup Time	t _{CES}		2			μs
NOE Output Delay Time	t _{OE}		0		150	ns
NOE Pulse Width during Data Latch	t _{LW}		1			μs
NPGM Setup Time	t _{PGMS}		2			μs
NCE Hold Time	t _{CEH}		2			μs
NOE Hold Time	t _{OEH}		2			μs




Figure 9-5-7 Page Program Timing




Figure 9-5-7 Page Program Flow

■ EPROM Version Precautions

- Some of the electrical characteristics may differ from the mask ROM version.
- The read/write test for all bits cannot be performed due to the nature of the device. Therefore, storing the written data cannot be fully guaranteed.
- Recommend to perform a high-temperature test after programming the EPROM and before implementing the device.




Figure 9-5-9 High-Temperature Test Flow

9-6 Flash EEPROM Version

9-6-1 Overview

The MN102LF25Z replaces the MN102L25Z mask ROM with the 128-kbyte EEPROM which is an electrically erasable/programmable memory. The MN102LF25Z has two modes: PROM programming mode which uses a dedicated writer (a DATA-I/O LabSite writer) and onboard serial programming mode which the CPU controls.

The 128-kbyte flash memory is divided into two spaces as follows:

- 1. Load program area (1 kbyte: x'80000' - x'803FF')
This area stores the load program for serial programming. It is used only in PROM programming mode.
- 2. Firm area (127 kbytes: x'80400' - x'9FFFF')
This area stores the user program. It is programmed only in PROM writer mode.

The operation is guaranteed with up to 100 programming.




Figure 9-6-1 Memory Map for Flash EEPROM Version

9-6-2 Flash EEPROM Programming

The following figure shows the steps of flash memory programming (erase/write).




Figure 9-6-2 Flash EEPROM Program Flow

As the above figure shows, programming starts after erasing is completed. The whole erase routine consists of two steps:

1. Programming process which writes x'0000' to flash EEPROM before the actual erase process occurs
2. Erase process which operate the actual erasing

9-6-3 PROM Programming Mode

In this mode, the MN102LF25Z allows a PROM writer to program the flash EEPROM. The MN102LF25Z uses a dedicated adaptor, which connects to the DATA-I/O's LabSite PROM writer. (Using the dedicated adaptor selects PROM programming mode automatically.)

9-6-4 Onboard Serial Programming Mode

The serial programming mode is used to program the flash ROM in the MN102LF25Z that is installed on the board. The following sections describe the MN102LF25Z hardware, system configuration, protocol for this programming mode.

When using YDC dedicated writer, please refer to its user manual. The load program is attached to the serial writer.

9-6-5 Hardware Used in Serial Programming Mode

■ Interface

The MN102LF25Z incorporates the following functions as I/F for serial programming.

- One 8-bit Serial Interface
 - ◆ Data transmission/reception synchronizing external clock
 - ◆ Bit order: LSB first
 - ◆ Maximum clock speed: 10 MHz
 - ◆ Positive input/output logic
- Two Input/Output Pins
 - ◆ SBT, SBD reserved for serial interface

■ I/F Block Diagram




Figure 9-6-3 8-bit Serial Interface Block Diagram for Serial Writer

■ Memory Space of Internal Flash EEPROM

Address	Size	Area
x'80000' - x'803FF'	1 KByte	Serial Writer Load Program Area
x'80400' - x'80407'	8 Bytes	Reserved Area
x'80408'	8 Bytes	Branch Instruction to Reset Service Routine
x'80410'	8 Bytes	Branch Instruction to Interrupt Service Routine
x'80418' - x'9FFFF'	127 KBytes	User Program Area

Figure 9-6-4 Flash EEPROM Memory Space

● Serial Writer Load Program Area

- ◆ The 1-kbyte area from x'80000' stores the load program for serial writer.
- ◆ In onboard serial programming mode, the erasing/programming in this area is protected. (Programming is possible by using the parallel writer.)

● Branch Instruction to Reset Start Service Routine

- ◆ Normally, the reset start address is x'80000', but the program branches into x'80408' with the soft branch instruction in the serial writer loader. In this area, the JMP instruction to the actual reset service routine is stored.

● Branch Instruction to Interrupt Service Routine

- ◆ Normally, the jump address at interrupt is x'80008', but the program branches into x'80410' with the soft branch instruction in the serial writer loader. In this area, the JMP instruction to the actual interrupt service routine is stored.

● User Program Area

- ◆ This area stores the user program.

9-6-6 Connecting Onboard Serial Programming Mode

Use YDC serial writer for flash microcontroller.

All input/output pins must be set to input at reset release.




Figure 9-6-5 Pin Configuration During Serial Programming

Pins 73, 74 and 82 connect to the serial writer. VDD and Vss connect to the external power sources of 5 V and 0 V respectively. In addition, the level is detected by the writer, VDD and Vss must be output to the writer. OSCI and OSCO must be set to the self-excited oscillation or external excited oscillation. The input pins with no specifications in the above figure are 'don't care'. Fix them to VDD or Vss. The output pins with no specifications in the above figure must be open.

9-6-7 System Configuration for Onboard Serial Programming

■ System Configuration




Figure 9-6-6 System Configuration for Onboard Serial Writer

The PC sends the program data to the serial writer through RS-232C. The serial writer programs the flash memory through serial communication between the serial writer and the MN102L25Z on the target board. The power is required only when the power source is supplied to the target.

■ Pin Connection for Target Board




Figure 9-6-7 Target Board-Serial Writer Connection

■ Pin Description

- ♦ VDD : 4.5 V - 5.5 V external power supply
 - ♦ VDD (for level detection) : VDD level detection pin for target board
 - ♦ /RST : Reset
 - ♦ SBT : Serial interface clock supply
 - ♦ SBD : Serial interface data supply
 - ♦ GND : Ground
- VDD detects the VDD level on the target board using the serial writer. If the VDD level is not satisfied, the serial writer outputs an error message.
 - /RST outputs microcontroller reset.
 - Connect pullup resistors to /RST, SBT and SBD on the target board. The pullup resistor value is $4.7\text{ k}\Omega \pm 10\%$ to $10\text{ k}\Omega \pm 10\%$.
 - /RST, SBT and SBD are output from the serial writer through an open collector.

■ MN102LF25Z Clock on the Target Board

- Use the existing clock on the target board for the clock supply to the MN102LF25Z on the target board. Because of this, the clock frequency of the MN102LF25Z differs depending on each user purpose.
- The following table shows the clock frequency for the MN102LF25Z during serial programming. The clock frequency for the MN102LF25Z is assumed to be 20 MHz if the clock frequency is not specified in the manual. If the clock frequency for the MN102LF25Z is different from the clock frequency on the target board, the value should be calculated proportionately depending on the clock frequency of the MN102LF25Z.

Table 9-6-1 Clock Frequency

Max. Clock Frequency	Min. Clock Frequency
20 MHz	4 MHz

9-6-8 Onboard Serial Programming Mode Setup

■ Programming Mode Setup Timing

To set serial programming mode, the microcontroller must be in write mode.

This section describes the pin setup for the serial writer.




Figure 9-6-8 Timing for Onboard Serial Programming Mode

■ Setup Steps

1. Supply VDD at Timing A. At this point, output /RST = SBD = Low.
2. Through the serial writer, drive /RST for T2 term from Timing B when SBT goes high while the MN102LF25Z is on. The MN102LF25Z initializes.
3. Through the serial writer, drive /RST for T3 term from Timing C when SBD goes high while the MN102LF25Z is on. This informs that the MN102LF25Z is connected to the serial writer.
4. During T3 term, the serial writer makes SBD pin to input low level longer enough than the MN102LF25Z stabilization wait time.

■ Load Program




Figure 9-6-9 Load Program Start Flow

Conditions

1. When the load program initializes a reset start, SBD = low and SBT = high.
2. The program waits for tWAIT1.
3. SBD must still be low and SBT high.
4. Wait that both SBD and SBT become high during tWAIT2.

If any above conditions are not met, the program returns to the user program.

9-6-9 Branch to User Program

■ Branch to Reset Service Routine




Figure 9-6-10 Reset Service Routine Flow

When the reset starts, the serial writer load program initializes only if SBD is low. The program branches to the user program at address x'80408'.

■ Branch to Interrupt Service Routine




Figure 9-6-11 Interrupt Service Routine Flow

Write only the instruction branching to address x'80410' at the interrupt start address (x'80008').

9-6-10 Serial Interface for Onboard Serial Programming

■ Features

Fixed-length Serial Interface

- Character length 8 bits
- Transmission bit order LSB
- Clock source External clock
- Maximum transfer speed 5 Mbps (with a 20-MHz oscillator)
- Error detection Overrun error
- Buffer Transmit/receive shared buffer
 Single transmit buffer, Double receive buffer

■ Data Timing




Figure 9-6-12 Data Transfer Timing

The 8-bit serial data is transfered with LSB first bit order.

9-6-11 PROM Writer/Onboard Serial Programming




Figure 9-6-13 Programming Flow

**MN102L2503/25A/25D/25Z/25G/
F25Z/490A/62D/62F/62G**

LSI User's Manual

May, 2000 1st Edition

Issued by Matsushita Electric Industrial Co., Ltd.

Matsushita Electronics Corporation

© Matsushita Electric Industrial Co., Ltd.

© Matsushita Electronics Corporation

Semiconductor Company, Matsushita Electronics Corporation

Nagaokakyo, Kyoto, 617-8520 Japan

Tel: (075) 951-8151

<http://www.mec.panasonic.co.jp>

SALES OFFICES

■ U.S.A. SALES OFFICE

Panasonic Industrial Company

[PIC]

● **New Jersey Office:**

2 Panasonic Way, Secaucus, New Jersey 07094

Tel: 201-392-6173

Fax: 201-392-4652

● **Milpitas Office:**

1600 McCandless Drive, Milpitas, California 95035

Tel: 408-945-5630

Fax: 408-946-9063

● **Chicago Office:**

1707 N. Randall Road, Elgin, Illinois 60123-7847

Tel: 847-468-5829

Fax: 847-468-5725

● **Atlanta Office:**

1225 Northbrook Parkway, Suite 1-151,

Suwanee, Georgia 30174

Tel: 770-338-6940

Fax: 770-338-6849

● **San Diego Office:**

9444 Balboa Avenue, Suite 185

San Diego, California 92123

Tel: 619-503-2940

Fax: 619-715-5545

■ CANADA SALES OFFICE

Panasonic Canada Inc.

[PCI]

5700 Ambler Drive Mississauga, Ontario, L4W 2T3

Tel: 905-624-5010

Fax: 905-624-9880

■ GERMANY SALES OFFICE

Panasonic Industrial Europe G.m.b.H.

[PIEG]

● **Munich Office:**

Hans-Pinsel-Strasse 2 85540 Haar

Tel: 89-46159-156

Fax: 89-46159-195

■ U.K. SALES OFFICE

Panasonic Industrial Europe Ltd.

[PIEL]

● **Electric component Group:**

Willoughby Road, Bracknell, Berkshire RG12 8FP

Tel: 1344-85-3773

Fax: 1344-85-3853

■ FRANCE SALES OFFICE

Panasonic Industrial Europe G.m.b.H.

[PIEG]

● **Paris Office:**

270, Avenue de President Wilson

93218 La Plaine Saint-Denis Cedex

Tel: 14946-4413

Fax: 14946-0007

■ ITALY SALES OFFICE

Panasonic Industrial Europe G.m.b.H.

[PIEG]

● **Milano Office:**

Via Lucini N19, 20125 Milano

Tel: 2678-8266

Fax: 2668-8207

■ HONG KONG SALES OFFICE

Panasonic Shun Hing Industrial Sales (Hong Kong)
Co., Ltd.

[PSI(HK)]

11/F, Great Eagle Centre, 23 Harbour Road,

Wanchai, Hong Kong.

Tel: 2529-7322

Fax: 2865-3697

■ TAIWAN SALES OFFICE

Panasonic Industrial Sales Taiwan Co.,Ltd.

[PIST]

● **Head Office:**

6th Floor, Tai Ping & First Building No.550. Sec.4,

Chung Hsiao E. Rd. Taipei 10516

Tel: 2-2757-1900

Fax: 2-2757-1906

● **Kaohsiung Office:**

6th Floor, Hsien 1st Road Kaohsiung

Tel: 7-223-5815

Fax: 7-224-8362

■ SINGAPORE SALES OFFICE

Panasonic Semiconductor of South Asia

[PSSA]

300 Beach Road # 16-01

The Concourse Singapore 199555

Tel: 390-3688

Fax: 390-3689

■ MALAYSIA SALES OFFICE

Panasonic Industrial Company (Malaysia) Sdn. Bhd.

● **Head Office:**

[PICM]

Tingkat 16B Menara PKNS PJ No.17,Jalan Yong

Shook Lin 46050 Petaling Jaya Selangor Darul Ehsan

Malaysia

Tel: 03-7516606

Fax: 03-7516666

● **Penang Office:**

Suite 20-17,MWE PLAZA No.8,Lebuh Farquhar,10200

Penang Malaysia

Tel: 04-2625550

Fax: 04-2619989

● **Johore Sales Office:**

39-01 Jaran Sri Perkasa 2/1,Taman Tampoi

Utama,Tampoi 81200 Johor Bahru,Johor Malaysia

Tel: 07-241-3822

Fax: 07-241-3996

■ CHINA SALES OFFICE

Panasonic SH Industrial Sales (Shenzhen)

Co., Ltd.

[PSI(SZ)]

7A-107, International Business & Exhibition Centre,

Futian Free Trade Zone, Shenzhen 518048

Tel: 755-359-8500

Fax: 755-359-8516

Panasonic Industrial (Shanghai) Co., Ltd.

[PICS]

1F, Block A, Development Mansion, 51 Ri Jing Street,

Wai Gao Qiao Free Trade Zone, Shanghai 200137

Tel: 21-5866-6114

Fax: 21-5866-8000

■ THAILAND SALES OFFICE

Panasonic Industrial (Thailand) Ltd.

[PICT]

252/133 Muang Thai-Phatra Complex Building,31st

Fl.Rachadaphisek Rd.,Huaykwang,Bangkok 10320

Tel: 02-6933407

Fax: 02-6933423

■ PHILIPPINES SALES OFFICE

National Panasonic Sales Philippines

[NPP]

102 Laguna Boulevard Laguna Technopark Sta.

Rosa. Laguna 4026 Philippines

Tel: 02-520-3150

Fax: 02-843-2778