

# MN3011


## 3328 - Stage Multi-Tap BBD (MN3011) for Audio Signal Delays

### General Description

The MN3011 is a 3328-stage low noise BBD (Bucket Brigade Device) designed to provide simultaneously six different delay outputs with respect to a signal input. A proper mixing of the six differently delayed signals generates highly effective reverberation. The delay times can be varied by the clock frequency control.

### Features


- 3328-stage with 6 different output stages
- 6 stages not in multiple proportion with each other so that a proper mixing of the six differently delayed output signals generates a highly effective reverberation.
- Clock component cancellation capability.
- Wide dynamic range:  $S/N \geq 76$  dB typ.
- No insertion loss:  $L_i = 0$  dB typ.
- Total harmonic distortion:  $THD = 0.4\%$  typ.
- P-channel silicon gate, tetrode MOS transistors configuration



### Maximum Delay Times for 6 Different Output Stages

| Tapped Output Terminals    | OUT1 | OUT2 | OUT3 | OUT4 | OUT5  | OUT6  | Remark      |
|----------------------------|------|------|------|------|-------|-------|-------------|
| BBD stages (stages)        | 396  | 662  | 1194 | 1726 | 2790  | 3328  |             |
| Maximum Delay Time (msec.) | 19.8 | 33.1 | 59.7 | 86.3 | 139.5 | 166.4 | Clock 10KHz |

### Block Diagram







## Absolute Maximum Ratings (Ta = 25°C)

| Item                  | Symbol                                                               | Ratings  | Unit |
|-----------------------|----------------------------------------------------------------------|----------|------|
| Terminal Voltage      | V <sub>DD</sub> , V <sub>GG</sub> , V <sub>CP</sub> , V <sub>I</sub> | -18~+0.3 | V    |
| Output Voltage        | V <sub>O</sub>                                                       | -18~+0.3 | V    |
| Operating Temperature | T <sub>opr</sub>                                                     | -20~+70  | °C   |
| Storage Temperature   | T <sub>stg</sub>                                                     | -55~+125 | °C   |

Note: All voltages with respect to GND = 0V.

## Operating Conditions (Ta = 25°C)


| Item                    | Symbol           | Min. | Typ.                | Max.   | Unit |
|-------------------------|------------------|------|---------------------|--------|------|
| Drain Supply Voltage    | V <sub>DD</sub>  | -14  | -15                 | -16    | V    |
| Gate Supply Voltage     | V <sub>GG</sub>  |      | V <sub>DD</sub> + 1 |        | V    |
| Clock Voltage "H" Level | V <sub>CPH</sub> | 0    |                     | -1.3   | V    |
| Clock Voltage "L" Level | V <sub>CPL</sub> |      | V <sub>DD</sub>     |        | V    |
| Clock Input Capacitance | C <sub>CP</sub>  |      |                     | 2300   | pF   |
| Clock Frequency         | f <sub>cp</sub>  | 10   |                     | 100    | kHz  |
| Clock Pulse Width       | t <sub>cpw</sub> |      |                     | 0.5T * |      |
| Clock Rise Time         | t <sub>cpr</sub> |      |                     | 500    | nsec |
| Clock Fall Time         | t <sub>cpf</sub> |      |                     | 500    | nsec |

\*T = 1/f<sub>cp</sub>

Electrical Characteristics (Ta = 25°C, V<sub>DD</sub> = V<sub>CPL</sub> = -15V, V<sub>CPH</sub> = 0V, V<sub>GG</sub> = -14V, R<sub>L</sub> = 56KΩ)


| Item                      | Symbol | Condition                               | Min.  | Typ. | Max.  | Unit  |
|---------------------------|--------|-----------------------------------------|-------|------|-------|-------|
| Signal Delay Time         |        |                                         |       |      |       |       |
| Terminal OUT1             | tD1    | fcp = 10kHz~100kHz                      | 1.98  |      | 19.8  | msec  |
| Terminal OUT2             | tD2    |                                         | 3.31  |      | 33.1  | msec  |
| Terminal OUT3             | tD3    |                                         | 5.97  |      | 59.7  | msec  |
| Terminal OUT4             | tD4    |                                         | 8.63  |      | 86.3  | msec  |
| Terminal OUT5             | tD5    |                                         | 13.95 |      | 139.5 | msec  |
| Terminal OUT6             | tD6    |                                         | 16.64 |      | 166.4 | msec  |
| Input Signal Frequency    | fi     | fcp = 40kHz – 3dB                       |       |      | 11    | kHz   |
| Input Signal Swing        | Vi     | THD = 2.5%                              |       |      | 1.1   | Vrms  |
| Insertion Loss            | Li     | fcp = 40kHz, fi = 1 kHz,                |       | 0    |       | dB    |
| Total Harmonic Distortion | THD    | fcp = 40kHz. fi = 1 kHz. Vi = 0.78Vrms  |       | 0.4  |       | %     |
| Noise Level               |        |                                         |       |      |       |       |
| OUT1, OUT2, OUT3          | Vno1   | fcp = 100KHz    Weighted by "A" curve   |       |      | 270   | μVrms |
| OUT4, OUT5, OUT6          | Vno2   |                                         |       |      | 400   | μVrms |
| Signal to Noise Ratio     |        |                                         |       |      |       |       |
| OUT1, OUT2, OUT3          | S/N1   | fcp = 100kHz Weighted by "A" curve      |       | 80   |       | dB    |
| OUT4, OUT5, OUT6          | S/N2   | Maximum output voltage to noise voltage |       | 76   |       | dB    |










## Terminal Assignments








| Pin No. | Symbol | Terminal      | Functions                                                                                                              |
|---------|--------|---------------|------------------------------------------------------------------------------------------------------------------------|
| 1       | GND    | Grounding     | Ground connection                                                                                                      |
| 2       | CP2    | Clock Input 2 | Fundamental clock pulse input for charge transfer                                                                      |
| 3       | VDD    | VDD Supply    | -15V supply                                                                                                            |
| 4       | OUT6   | Output 6      | 3328th and 3329th stage synthetic output with clock component cancellation                                             |
| 5       | OUT5   | Output 5      | 2790th and 2791st stage synthetic output                                                                               |
| 6       | OUT4   | Output 4      | 1726th and 1727th stage synthetic output                                                                               |
| 7       | OUT3   | Output 3      | 1194th and 1195th stage synthetic output                                                                               |
| 8       | OUT2   | Output 2      | 662nd and 663rd stage synthetic output                                                                                 |
| 9       | OUT1   | Output 1      | 396th and 397th stage synthetic output                                                                                 |
| 10      | CP1    | Clock Input 1 | Fundamental clock pulse input, inverted with respect to CP2                                                            |
| 11      | VGG    | VDD Supply    | VGG bias supply input to each MOS transistor gate connected in series with BBD transfer gates<br>$V_{GG} = V_{DD} + 1$ |
| 12      | IN     | Signal Input  | Analog signal input<br>The optimum DC bias must be applied to this terminal                                            |

## Circuit Diagram







**VBias - VDD****THD - VDD****fi - VDD****Vi - VDD****Gi - VDD****S/N, Vno - VDD**