

CMOS Logic MN4000B Series
6932852 PANASONIC INDL/ELECTRONIC

MN4517B/MN4517BS
66C 05105 D T-46-09-03

MN4517B / MN4517BS

Dual 64-Bit Static Shift Registers

Description

The MN4517B/S are dual 64-bit static shift registers which have two independent 64-bit registers.

Each register can be used independently since they have their own clock input and write enable.

Outputs of 16, 32, 48 and 64 bits are available.


Data added in the data input is input to the register by clock regardless of the write enable input mode.

When write enable input becomes "H" level, output becomes disable (high impedance mode), and when the clock pulse is applied, it is input to the input data 16, 32 and 48-bit tapes.

Accordingly, the contents of 64 bit is filled by 16 clock pulses. Tap output at every 16 bits can also be used for bus logic.

The MN4517B/S are used in time-delay circuits, tentative memory circuits, etc.

P-3




16-Pin • Plastic DIL Package

P-4




16-Pin • Panaflex Package (SO-16D)

Logic Diagram



Pin Configuration



Truth Table

CP	PE/ $\overline{EO}$	D	O ₁₆	O ₃₂	O ₄₈	O ₆₄
0	0	X	Contents of 16-bit display	Contents of 32-bit display	Contents of 48-bit display	Contents of 64-bit display
0	1	X	High impedance	High impedance	High impedance	High impedance
1	0	X	Contents of 16-bit display	Contents of 32-bit display	Contents of 48-bit display	Contents of 64-bit display
1	1	X	High impedance	High impedance	High impedance	High impedance
	0	Enter into first bit	Contents of 16-bit display	Contents of 32-bit display	Contents of 48-bit display	Contents of 64-bit display
	1	Enter into first bit	Data entering into 17th bit	Data entering into 33rd bit	Data entering into 49th bit	High impedance
	0	X	Contents of 16-bit display	Contents of 32-bit display	Contents of 48-bit display	Contents of 64-bit display
	1	X	High impedance	High impedance	High impedance	High impedance

Note) X : don't care

CMOS Logic MN4000B Series

MN4517B/MN4517BS

6932852 PANASONIC INDL, ELECTRONIC

66C 05106

D T-46-09-05

■ Maximum Ratings ($T_a=25^\circ\text{C}$)

Item	Symbol	Ratings	Unit
Supply Voltage	V_{DD}	$-0.5 \sim +18$	V
Input Voltage	V_i	$-0.5 \sim V_{DD} + 0.5^*$	V
Output Voltage	V_o	$-0.5 \sim V_{DD} + 0.5^*$	V
Peak Input · Output Current	$\pm I_i$	max. 10	mA
Power Dissipation (per package)	$T_a = -40 \sim +60^\circ\text{C}$	max. 400 Decrease up to 200mW rating at $8\text{mW}/^\circ\text{C}$	mW
	$T_a = +60 \sim +85^\circ\text{C}$		
Power Dissipation (per output terminal)	P_D	max. 100	mW
Operating Ambient Temperature	T_{opr}	$-40 \sim +85$	$^\circ\text{C}$
Storage Temperature	T_{stg}	$-65 \sim +150$	$^\circ\text{C}$

* $V_{DD} + 0.5\text{V}$ should be under 18V■ DC Characteristics ($V_{SS}=0\text{V}$)

Item	V_{DD} (V)	Sym- bol	Conditions	$T_a = -40^\circ\text{C}$		$T_a = 25^\circ\text{C}$		$T_a = 85^\circ\text{C}$		Unit
				min.	max.	min.	max.	min.	max.	
Quiescent Power Supply Current	5	I_{DD}	$V_i = V_{SS}$ or V_{DD}	—	50	—	50	—	375	μA
	10			—	100	—	100	—	700	
	15			—	200	—	200	—	1500	
Output Voltage Low Level	5	V_{OL}	$V_i = V_{SS}$ or V_{DD} $ I_o < 1\mu\text{A}$	—	0.05	—	0.05	—	0.05	V
	10			—	0.05	—	0.05	—	0.05	
	15			—	0.05	—	0.05	—	0.05	
Output Voltage High Level	5	V_{OH}	$V_i = V_{SS}$ or V_{DD} $ I_o < 1\mu\text{A}$	4.95	—	4.95	—	4.95	—	V
	10			9.95	—	9.95	—	9.95	—	
	15			14.95	—	14.95	—	14.95	—	
Input Voltage Low Level	5	V_{IL}	$ I_o < 1\mu\text{A}$ $V_o = 0.5\text{V}$ or 4.5V $V_o = 1\text{V}$ or 9V $V_o = 1.5\text{V}$ or 13.5V	—	1.5	—	1.5	—	1.5	V
	10			—	3	—	3	—	3	
	15			—	4	—	4	—	4	
Input Voltage High Level	5	V_{IH}	$ I_o < 1\mu\text{A}$ $V_o = 0.5\text{V}$ or 4.5V $V_o = 1\text{V}$ or 9V $V_o = 1.5\text{V}$ or 13.5V	3.5	—	3.5	—	3.5	—	V
	10			7	—	7	—	7	—	
	15			11	—	11	—	11	—	
Output Current Low Level	5	I_{OL}	$V_o = 0.4\text{V}$, $V_i = 0$ or 5V	0.52	—	0.44	—	0.36	—	mA
	10		$V_o = 0.5\text{V}$, $V_i = 0$ or 10V	1.3	—	1.1	—	0.9	—	
	15		$V_o = 1.5\text{V}$, $V_i = 0$ or 15V	3.6	—	3	—	2.4	—	
Output Current High Level	5	$-I_{OH}$	$V_o = 4.6\text{V}$, $V_i = 0$ or 5V	0.52	—	0.44	—	0.36	—	mA
	10		$V_o = 9.5\text{V}$, $V_i = 0$ or 10V	1.3	—	1.1	—	0.9	—	
	15		$V_o = 13.5\text{V}$, $V_i = 0$ or 15V	3.6	—	3	—	2.4	—	
Output Current High Level	5	$-I_{OH}$	$V_o = 2.5\text{V}$, $V_i = 0$ or 5V	1.7	—	1.4	—	1.1	—	mA
Input Leakage Current	15	$\pm I_i$	$V_i = 0$ or 15V	—	0.3	—	0.3	—	1	μA
3-State Output Pin	Leakage Current High Level	I_{OZH}	$V_o = V_{DD}$	—	1.6	—	1.6	—	12	μA
	Leakage Current Low Level	$-I_{OZL}$	$V_o = V_{SS}$	—	1.6	—	1.6	—	12	

CMOS Logic MN4000B Series

MN4517B/MN4517BS

6932852 PANASONIC INDL ELECTRONIC

66C 05107

DT-46-09-05

■ Switching Characteristics ($T_a=25^\circ\text{C}$, $V_{SS}=0\text{V}$, $C_L=50\text{pF}$)

Item	$V_{DD}(\text{V})$	Symbol	min.	typ.	max.	Unit
Output Rise Time	5	t_{TLH}	—	60	180	ns
	10		—	30	90	
	15		—	20	60	
Output Fall Time	5	t_{THL}	—	60	180	ns
	10		—	30	90	
	15		—	20	60	
Propagation Delay Time CP→On (H→L)	5	t_{PHL}	—	220	660	ns
	10		—	85	255	
	15		—	60	180	
Propagation Delay Time CP→On (L→H)	5	t_{PLH}	—	190	570	ns
	10		—	75	225	
	15		—	50	150	
High Level Output Disable Time PE/ $\overline{\text{EO}}$ →On (H)	5	t_{PHZ}	—	40	120	ns
	10		—	30	90	
	15		—	25	75	
Low Level Output Disable Time PE/ $\overline{\text{EO}}$ →On (L)	5	t_{PLZ}	—	50	150	ns
	10		—	30	90	
	15		—	25	75	
High Level Output Enable Time PE/ $\overline{\text{EO}}$ →On (H)	5	t_{PZH}	—	45	135	ns
	10		—	25	75	
	15		—	20	60	
Low Level Output Enable Time PE/ $\overline{\text{EO}}$ →On (L)	5	t_{PZL}	—	60	180	ns
	10		—	30	90	
	15		—	25	75	
Set-up Time On, D→CP	5	t_{su}	—	10	30	ns
	10		—	5	25	
	15		—	5	20	
Hold Time On, D→CP	5	t_{hold}	—	15	45	ns
	10		—	10	30	
	15		—	10	25	
Maximum Clock Frequency	5	f_{max}	2	5	—	MHz
	10		6	12	—	
	15		8	16	—	
Input Capacitance		C_i	—	—	7.5	pF

● Dynamic Signal Waveforms

