

## DESCRIPTION

The MP6612 and MP6612D are H-bridge motor drivers used for driving reversible motors, which can drive a DC motor, or the winding of a stepper motor or other loads. The H-bridge consists of four N-channel power MOSFETs and an internal charge pump to generate the required gate-drive voltages.

For the MP6612, control of the outputs is accomplished through the IN1 and IN2 pins. For the MP6612D, control of the outputs is accomplished through the DIR and ENBL pins. Otherwise, both parts are identical. References to the MP6612 in this document also apply to the MP6612D unless otherwise noted.

The MP6612 operates on a motor power-supply voltage from 4V to 40V, which can supply an output current ( $I_{OUT}$ ) up to 5A according to the logic control. Very low standby quiescent current ( $I_Q$ ) can be achieved when disable the device.

An internal current-sense (CS) circuit provides an output with a voltage proportional to the load current ( $I_{LOAD}$ ). In addition, the MP6612 provides cycle-by-cycle current regulation and limiting. These features do not require the use of a lowohmic shunt resistor.

Fault indication and internal shutdown functions are available for over-current protection (OCP), over-voltage protection (OVP), under-voltage lockout (UVLO), and over-temperature protection (OTP).

The MP6612 and MP6612D require a minimal number of readily available, standard external components, and are available in TSSOP-20 with an exposed thermal pad package.

### FEATURES

- Wide 4V to 40V Operating Input Voltage (V<sub>IN</sub>) Range
- Internal Full H-Bridge Driver Supports 100% Duty Cycle with Internal Charge Pump
- Current Sense: 10% Accuracy
- 5A Continuous Driver Current
- Low On Resistance (R<sub>DS(ON)</sub>):
  - 70mΩ High-Side MOSFET (HS-FET)
    45mΩ Low-Side MOSFET (LS-FET)
- Cycle-by-Cycle Current Regulation and Limiting
- MP6612: IN1 and IN2 Logic Inputs, MP6612D: ENBL and DIR Logic Inputs
- Low Quiescent Current (I<sub>Q</sub>) Brake Mode with Two LS-FETs On
- Configurable Current Limit
- Fault Indication for Over-Current Protection (OCP), Over-Voltage Protection (OVP), and Over-Temperature Protection (OTP)
- Available in a TSSOP-20EP Package


## **APPLICATIONS**

- Brushed DC Motor Drivers
- Solenoid Drivers
- Door Locks and Latches

All MPS parts are lead-free, halogen-free, and adhere to the RoHS directive. For MPS green status, please visit the MPS website under Quality Assurance. "MPS", the MPS logo, and "Simple, Easy Solutions" are trademarks of Monolithic Power Systems, Inc. or its subsidiaries.



## **TYPICAL APPLICATION**





### **ORDERING INFORMATION**

Part Number*	Package	Top Marking	MSL Rating
MP6612GF*	TSSOP-20EP	See Below	20
MP6612DGF**	TSSOP-20EP	See Below	2a

\* For Tape & Reel, add suffix -Z (e.g. MP6612GF-Z).

\*\* For Tape & Reel, add suffix -Z (e.g. MP6612DGF-Z).

## **TOP MARKING (MP6612GF)**

### MPSYYWW

### MP6612

### LLLLLLLL

MPS: MPS prefix YY: Year code WW: Week code MP6612: Part number LLLLLLLL: Lot number

## **TOP MARKING (MP6612DGF)**


### MPSYYWW

MP6612D

### LLLLLLLL

MPS: MPS prefix YY: Year code WW: Week code MP6612D: Part number LLLLLLLL: Lot number





### **PACKAGE REFERENCE**

## **PIN FUNCTIONS**

Pin #	MP6612	MP6612D	Description
1	V	CΡ	Charge pump output. Connect a $1\mu$ F, 16V, X7R ceramic capacitor to the VIN pin.
2, 5, 9	١	/IN	<b>Input supply voltage.</b> An input capacitor $(C_{IN})$ is required to prevent large voltage spikes from appearing at the input.
3	IN1	-	Input 1. IN1 is pulled down internally via an internal resistor.
3	-	ENBL	H-bridge enable input. ENBL is pulled down internally via an internal resistor.
	IN2	-	Input 2. IN2 is pulled down internally via an internal resistor.
4	-	DIR	H-bridge phase input (motor direction). DIR is pulled down internally via an internal resistor.
6	V	CC	5V LDO output for internal driver and logic.
7	VI	SEN	Current-sense output terminal.
8	AGND		Analog ground. Connect AGND to PGND.
10	15	SET	<b>Current configuration resistor.</b> Connect a resistor to AGND to set the current limit and the VISEN pin's output voltage. If current limiting is not desired, connect the ISET pin directly to AGND.
11	nSl	_EEP	<b>Sleep mode input.</b> Pull this pin logic high to enable the MP6612; pull it logic low to enter low-power sleep mode. nSLEEP is pulled down internally via an internal resistor.
12, 16, 19	PC	GND	Power ground.
13	OC	_ADJ	<b>Over-current threshold programming pin.</b> Leave this pin floating or connect it to AGND.
14, 15	OUT2		Output terminal 2. Connect OUT2 to the motor winding.
17, 18	OUT1		Output terminal 1. Connect OUT1 to the motor winding.
20	nFAULT Fault indication. This pin is an open-drain output. If a fault occurs, it is pul logic low.		Fault indication. This pin is an open-drain output. If a fault occurs, it is pulled logic low.
Exposed pad	G	iND	Exposed thermal pad. Connect GND to PGND.



## ABSOLUTE MAXIMUM RATINGS (1)

Junction temperature (T <sub>J</sub> )150°C Lead temperature260°C Storage temperature65°C to +150°C	Supply voltage (V <sub>IN</sub> ) VCP voltage (V <sub>CP</sub> ) V <sub>OUTX</sub> PGND to AGND All other pins to AGND Continuous power dissipatio TSSOP-20EP	$\begin{array}{l}V_{\text{IN}} \text{ to } V_{\text{IN}} + 6.5V\\0.3V \text{ to } V_{\text{IN}} + 0.3V\\0.3V \text{ to } +0.3V\\0.3V \text{ to } +0.3V\\0.3V \text{ to } +6.5V\\ n \left(T_{\text{A}} = 25^{\circ}\text{C}\right)^{(2)} \end{array}$
Junction temperature (T <sub>J</sub> )150°C Lead temperature260°C		· · · · · ·
	Junction temperature (T <sub>J</sub> ) Lead temperature	150°C 260°C

### ESD Ratings

Human body model (HBM)	2kV
Charged-device model (CDM) 1	.5kV

### **Recommended Operating Conditions** <sup>(3)</sup>

Supply voltage (V <sub>IN</sub> )	4V to 40V
Operating junction temp (T <sub>J</sub> )	

## Thermal Resistance <sup>(4)</sup> $\theta_{JA}$ $\theta_{JC}$

TSSOP-20EP......40......8...°C/W

#### Notes:

- 1) Exceeding these ratings may damage the device.
- 2) The maximum allowable power dissipation is a function of the maximum junction temperature T<sub>J</sub> (MAX), the junction-toambient thermal resistance  $\theta_{JA}$ , and the ambient temperature T<sub>A</sub>. The maximum allowable continuous power dissipation at any ambient temperature is calculated by P<sub>D</sub> (MAX) = (T<sub>J</sub> (MAX) - T<sub>A</sub>) /  $\theta_{JA}$ . Exceeding the maximum allowable power dissipation can produce an excessive die temperature, which may cause the regulator to go into thermal shutdown. Internal thermal shutdown circuitry protects the device from permanent damage.
- 3) The device is not guaranteed to function outside of its operating conditions.
- 4) Measured on a JESD51-7, 4-layer PCB.



# **ELECTRICAL CHARACTERISTICS**

### $4V < V_{IN} < 40V$ , $T_A = 25^{\circ}C$ , unless otherwise noted.

Parameters	Symbol	Symbol Condition		Тур	Max	Units
Supply Voltage (V <sub>IN</sub> )				•		-
VIN operating range	Vin		4		40	V
Turn-on threshold	Vin_on	V <sub>IN</sub> rising edge		3	3.8	V
Turn-on hysteretic voltage	V <sub>IN_HY</sub>			0.3		V
IC Supply	•	•				
Shutdown current	Isd	nSLEEP = low			1	μA
Quiescent current	lq	Low-Io brake mode, OC_ADJ = GND		50	70	μA
	iQ	Low-I <sub>Q</sub> brake mode, OC_ADJ = floating		35	50	μA
VCC regulator voltage	Vcc	$V_{IN}$ > 5.2V, 10mA load	4.75	5	5.25	V
VCC regulator dropout voltage	Vccd	$V_{IN} \leq 5.2V$ , 10mA load		325		mV
Input Logic (IN1/ENBL, IN2/	DIR, nSLEEP	)				
Input high voltage	VIH		1.5			V
Input low voltage	VIL				0.4	V
Input high current	Ін	$V_{IH} = 5V$			50	μA
Input low current	I <sub>IL</sub>	$V_{IL} = 0V$	-5		+5	μA
	Р	IN1/ENBL, IN2/DIR		200		kΩ
Input pull-down resistance	Rpd	nSLEEP		500		kΩ
nFault Output (Open-Drain	Output)	-				
Output low voltage	Vol	Iout = 5mA			0.5	V
Output high leakage current	I <sub>OH</sub>	$V_{OUT} = 3.3V$			1	μA
Switching Frequency (fsw)		-				
Externally applied PWM frequency	fрwм				100	kHz
Power MOSFET						
		$I_{OUT} = 1A, T_A = 25^{\circ}C$	50	70	90	mΩ
	Rds(on)_hs	$ I_{OUT} = 1A,  T_J = -40^{\circ}C \text{ to } +125^{\circ}C $			180	mΩ
Output on resistance		$I_{OUT} = 1A, T_A = 25^{\circ}C$	30	45	65	mΩ
	Rds(on)_ls	$I_{OUT} = 1A,$ $T_{J} = -40^{\circ}C \text{ to } +125^{\circ}C$			130	mΩ
Minimum on time	t <sub>MON</sub>			200		ns
Output enable time	t1			70	300	ns
Output disable time	t2			70	300	ns
Delaytime	t3			70	300	ns
Delay time	t4			70	300	ns
Output rise time	trise	$R_{L} = 40\Omega$	1	40	150	ns
Output fall time	t <sub>FALL</sub>	$R_L = 40\Omega$	1	10	150	ns
IC start-up delay	tDELAY	Enable to switching			500	μs



## ELECTRICAL CHARACTERISTICS (continued)

 $4V < V_{IN} < 40V$ ,  $T_A = 25^{\circ}C$ , unless otherwise noted.

Parameters	Symbol	Condition	Min	Тур	Max	Units
Protections				•		•
Over-current protection (OCP)		OC_ADJ = floating	10.5	15	19	А
threshold	IOCP	OC_ADJ = GND	14.5	20	25.5	Α
OCP retry time	tocr			4		ms
Input over-voltage (OV) threshold	V <sub>IN_OVP</sub>		45	46.5	48	V
Thermal shutdown	T <sub>SD</sub>			165		°C
Thermal shutdown hysteresis	Tsd_hy			20		°C
Current Control						
Off Time	<b>t</b> itrip	After VITRIP-R is reached		11		μs
ISET current	IISET		95	100	105	μA/A
Current trip voltage (rising)	Vitrip-r	At the ISET pin	1.44	1.5	1.56	V
Current trip voltage (falling)	VITRIP-F	At the ISET pin	1.15	1.2	1.25	V
VISEN Output						
Output voltage accuracy	$\Delta V$ VISEN	VISET > 0.4V	-5		+5	%

## TIMING CHARACTERISTICS DIAGRAM






Figure 1: Input/Output Timing Characteristics





## **TYPICAL CHARACTERISTICS**














HS-FET On Resistance vs. Temperature








## TYPICAL CHARACTERISTICS (continued)







# **TYPICAL PERFORMANCE CHARACTERISTICS**


 $V_{IN}$  = 24V, IN1 = 5V, IN2 = 0V,  $I_{OUT}$  = 3A,  $T_A$  = 25°C, resistor + inductor load: 4 $\Omega$  + 0.2mH between OUT1 and OUT2, unless otherwise noted.






Input Power Shutdown









## FUNCTIONAL BLOCK DIAGRAM




Figure 2: Functional Block Diagram



### OPERATION

### Bridge Control

The MP6612 is controlled using a pulse-width modulation (PWM) input interface, which is compatible with industry-standard devices. For the MP6612, control of the outputs is accomplished through the IN1 and IN2 pins. Drive both IN1 and IN2 high for about 1ms to force the part to enter low quiescent current (I<sub>Q</sub>) brake mode. In this mode, only few internal circuits continue operating to maintain the load brake. Current sense (CS), current limiting, and current regulation functions are disabled, as well as most diagnostic and protection functions. Only output short-to-V<sub>IN</sub> protection remains enabled, so the part consumes a very small current.

Table 1 shows the control logic for the MP6612.

IN1	IN2	OUT1	OUT2	Function (DC Motor)
L	L	Z	Z	Coast
L	H	L	Н	Reverse
Н	L	H	L	Forward
Н	Н	L	L	Brake

For the MP6612D, control of the outputs is accomplished through the DIR and ENBL pins. Drive ENBL low for about 1ms to force the part to enter low- $I_Q$  brake mode.

Table 2 shows the control logic for the MP6612D.

Table 2: Input Logic Truth Table for MP6612D

ENBL	DIR	OUT1	OUT2	Function (DC Motor)
Н	L	L	Н	Reverse
Н	Н	Н	L	Forward
L	Х	L	L	Brake

#### **Current Sensing**


The current flowing in the two low-side MOSFETs (LS-FETs) is sensed with an internal CS circuit. A voltage proportional to the output current ( $I_{OUT}$ ) is sourced on the VISEN pin.

The VISEN output voltage scaling is set by a resistor ( $R_{ISET}$ ) connected between the ISET pin and ground. For 1A of  $I_{OUT}$ , 100µA of current is sourced into the resistor connected to ISET. For example, if a 5k $\Omega$  resistor is used, the output voltage on the VISEN pin is 0.5V/A of  $I_{OUT}$ . Current is sensed any time one of the LS-FETs is turned on, including in slow decay (brake) mode.

The load current applied to the VISEN pin  $(I_{VISEN-LOAD})$  should be kept below 2mA, with no more than 500pF of capacitance.

### **Current Limiting and Regulation**

The current in the outputs is regulated using constant-off-time PWM control circuitry (see Figure 3).





The current limiting and regulation process is described below:

- Initially, a diagonal pair of MOSFETs turns on and drives current through the load.
- I<sub>OUT</sub> increases, which is sensed by the internal CS circuit.
- If IOUT reaches the current trip voltage

threshold ( $V_{\text{ITRIP-R}}$ ), the H-bridge switches to slow decay mode, with the two LS-FETs turned on.

• After a fixed off time (tITRIP), if I<sub>OUT</sub> drops below 80% of VITRIP-R, the diagonal pair of MOSFETs are re-enabled and the cycle repeats.



• If I<sub>OUT</sub> remains above 80% of VITRIP-R, the off time (t<sub>OFF</sub>) is extended until I<sub>OUT</sub> drops below 80% of V<sub>ITRIP-R</sub>.

 $V_{ITRIP-R}$  is reached when the ISET pin reaches 1.5V. As an example, with a 5k $\Omega$  resistor connected from ISET to ground, the ISET voltage (V<sub>ISET</sub>) is 0.5V/A of I<sub>OUT</sub>. Therefore, when the current reaches 3A, V<sub>ISET</sub> reaches 1.5V and a current trip occurs.

For DC motors, current regulation is used to limit the motor's start-up and stall currents. Speed control is typically performed by providing an external PWM signal to the input pins.

If the current regulation feature is not needed, it can be disabled by connecting the ISET pin directly to GND.

During current regulation, the nFAULT pin is not active.

### **Blanking Time**

There is often a current spike during the MOSFET turn-on time due to the body diode's reverse-recovery current or the shunt capacitance of the load. This current spike requires filtering to prevent the MOSFET from erroneously shutting down. An internal fixed blanking time ( $t_{MON}$ ) blanks the CS comparator's output when the MOSFET turns on. This blanking time also sets the MOSFET's minimum on time.

### **nSLEEP** Operation

Drive nSLEEP low to put the device into a lowpower sleep state. In this state, the H-bridge outputs are turned off, all related internal circuits — including the gate drive charge pump — are disabled, and all inputs are ignored. When waking up from sleep mode, there is a delay time ( $t_{DELAY}$ ) before the outputs begin operating.

#### Protection Circuits

The MP6612 is fully protected against overcurrent (OC), over-temperature (OT), undervoltage (UV), and over-voltage (OV) events.

### **Over-Current Protection (OCP)**

The MP6612 features internal short-circuit protection (SCP). The currents in both the high-side MOSFETs (HS-FETs) and LS-FETs are measured. If the current exceeds the over-current protection (OCP) threshold ( $I_{OCP}$ ), all MOSFETs in the H-bridge are turned off. After approximately 4ms, the bridge is re-enabled automatically.

I<sub>OCP</sub> is specified by OC\_ADJ (see Table 3).

Table 3:	<b>Over-Current Threshold</b>
----------	-------------------------------

OC_ADJ	Min OC Threshold
Float	10.5A
GND	14.5A

### **Over-Temperature Protection (OTP)**

Thermal monitoring is also integrated into the MP6612. If the die temperature exceeds safe limits, all MOSFETs turn off and the nFAULT pin is driven low. Once the die temperature has fallen to a safe level, operation automatically resumes.

### Under-Voltage Lockout (UVLO)

If at any time  $V_{IN}$  falls below the under-voltage lockout (UVLO) threshold, all circuitry in the device is disabled and the internal logic is reset. Once  $V_{IN}$  rises above the UVLO threshold, the MP6612 restarts and resumes normal operation.

### **Over-Voltage Protection (OVP)**

If  $V_{IN}$  exceeds the input over-voltage threshold  $(V_{IN\_OVP})$ , the device is disabled. Once  $V_{IN}$  drops to a safe level, the MP6612 restarts resumes normal operation.



## **APPLICATION INFORMATION**

#### **PCB Layout Guidelines**

Efficient PCB layout is critical for stable operation. A 4-layer layout is strongly recommended to improve thermal performance. For the best results, refer to Figure 4 and follow the guidelines below:

- 1. Place the supply bypass capacitor and charge pump capacitor as close to the IC as possible. Each VIN pin should have a bypass capacitor.
- 2. Connect OUT1 (pins 17 and 18) and OUT2 (pins 14 and 15) to the pads of the chip.
- 3. Use large copper areas for PGND, VIN, OUT to improve thermal performance.
- 4. The thermal pad should be soldered directly to copper on the PCB.
- 5. Use thermal vias to transfer heat to other layers of the PCB. Add as many vias as possible to improve thermal dissipation.




Figure 4: Recommended PCB Layout



# **TYPICAL APPLICATION CIRCUIT**






Figure 5: Typical Application Circuit




# **PACKAGE INFORMATION**







#### FRONT VIEW








#### **RECOMMENDED LAND PATTERN**



SIDE VIEW




#### DETAIL "A"


#### NOTE:

- 1) ALL DIMENSIONS ARE IN MILLIMETERS.
- 2) PACKAGE LENGTH DOES NOT INCLUDE MOLD FLASH, PROTRUSION OR GATE BURR. 3) PACKAGE WIDTH DOES NOT INCLUDE INTERLEAD FLASH
- OR PROTRUSION.
- 4) LEAD COPLANARITY (BOTTOM OF LEADS AFTER FORMING)
- SHALL BE 0.10 MILLIMETERS MAX. 5) DRAWING CONFORMS TO JEDEC MO-153, VARIATION ACT.
- 6) DRAWING IS NOT TO SCALE.



## **CARRIER INFORMATION**





Part Number	Package Description	Quantity/ Reel	Quantity/ Tube	Quantity/ Tray	Reel Diameter	Carrier Tape Width	Carrier Tape Pitch
MP6612GF-Z*	TSSOP-20EP	2500	75	N/A	13in	16mm	8mm
MP6612DGF-Z**	TSSOP-20EP						



## **REVISION HISTORY**

Revision #	<b>Revision Date</b>	Description	Pages Updated
1.0	11/14/2023	Initial Release	-

**Notice:** The information in this document is subject to change without notice. Please contact MPS for current specifications. Users should warrant and guarantee that third party Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not assume any legal responsibility for any said applications.