



ORDERING INFORMATION

Package Type	Temperature Range	Part No.	DNL (LSB)	INL (LSB)
Plastic Dip	-40 to +85°C	MP7783JN	±3/4	±3/4
SOIC	-40 to +85°C	MP7783JS	±3/4	±3/4

PIN CONFIGURATIONS



24 Pin PDIP (0.600")
N24



24 Pin SOIC (EIAJ, 0.335")
R24

PIN OUT DEFINITIONS

PIN NO.	NAME	DESCRIPTION
1	OE2	Output Enable Control 2
2	PHASE	Sampling Clock Phase Control
3	CLK	Clock Input
4	DV _{DD}	Power Supply for Digital Circuits
5	AV _{DD}	Power Supply for Analog Circuits
6	V _{REF} (+)	Reference Voltage (+) Input
7	V _{REF} (-)	Reference Voltage (-) Input
8	R1	1/16th Point of Ladder R Matrix
9	R2	5/16th Point of Ladder R Matrix
10	R3	9/16th Point of Ladder R Matrix
11	R4	13/16th Point of Ladder R Matrix
12	V _{IN}	Analog Input

PIN NO.	NAME	DESCRIPTION
13	AGND	Analog Ground
14	DGND	Digital Ground
15	DB0	Data Output Bit 0 (LSB)
16	DB1	Data Output Bit 1
17	DB2	Data Output Bit 2
18	DB3	Data Output Bit 3
19	DB4	Data Output Bit 4
20	DB5	Data Output Bit 5
21	DB6	Data Output Bit 6
22	DB7	Data Output Bit 7 (MSB)
23	OFW	Digital Output Overflow
24	OE1	Output Enable Control 1

ELECTRICAL CHARACTERISTICS TABLE

Unless Otherwise Specified: $AV_{DD} = DV_{DD} = 5\text{ V}$, $F_S = 2.5\text{ MHz}$ (50% Duty Cycle),

$V_{REF(+)} = 4.1$, $V_{REF(-)} = AGND$, $T_A = 25^\circ\text{C}$

Parameter	Symbol	25°C			Tmin to Tmax		Units	Test Conditions/Comments
		Min	Typ	Max	Min	Max		
KEY FEATURES								
Resolution		8			8		Bits	
Sampling Rate ¹	F _S	0.001		3.0	0.001	3.0	MHz	
ACCURACY (J Grade) ²								
Differential Non-Linearity	DNL			±3/4		±3/4	LSB	Best Fit Line
Integral Non-Linearity	INL			±3/4		±3/4	LSB	
REFERENCE VOLTAGES								
Positive Ref. Voltage ³	V _{REF(+)}			AV _{DD}		V _{DD}	V	
Negative Ref. Voltage	V _{REF(-)}	AGND			AGND		V	
Differential Ref. Voltage	V _{REF}			AV _{DD} -AGND		AV _{DD} -AGND	V	
Ladder Resistance	R _L	500		1500	300	1950	Ω	
Ladder Temp. Coefficient ⁴	R _{TCO}					3000	ppm/°C	
ANALOG INPUT ⁴								
Input Voltage Range	V _{IN}	V _{REF(-)}		V _{REF(+)}	V _{REF(-)}	V _{REF(+)}	V p-p	
Input Impedance	Z _{IN}		10				MΩ	
Input Capacitance Sample ⁶	C _{IN}		50				pF	
Aperture Delay ⁷	t _{AP}		55				ns	
Aperture Uncertainty (Jitter) ⁷	t _{AJ}		200				ps	
DIGITAL INPUTS								
Logical "1" Voltage	V _{IH}	3.5			3.5		V	V _{IN} =DGND to DV _{DD}
Logical "0" Voltage	V _{IL}			0.4		0.4	V	
Leakage Currents ⁸								
CLK	I _{IN}			±50		±50	μA	
Input Capacitance ⁴	C _{IN}		5				pF	
Clock Timing (See Figure 1.)								
Clock Period	t _S	400			400		ns	
"High" Time	t _H	200			200		ns	
"Low" Time	t _L	200			200		ns	
Duty Cycle			50				%	
DIGITAL OUTPUTS								
Logical "1" Voltage	V _{OH}	4.6			4.6		V	C _{OUT} =5 pF I _{LOAD} = -1.0 mA I _{LOAD} = 2.0 mA V _{OUT} =DGND to DV _{DD}
Logical "0" Voltage	V _{OL}			0.4		0.4	V	
3-state Leakage	I _{OZ}			±50		±60	μA	
Data Valid Delay ⁴	t _{DL}		55				ns	
Data Enable Delay ⁴	t _{DEN}		20				ns	
Data 3-state Delay ⁴	t _{DHZ}		26				ns	
Digital Output Delay ⁴	t _D			55			ns	
Output Capacitance ⁴	C _{OL}		5				ns	

ELECTRICAL CHARACTERISTICS TABLE CONT'D

Parameter	Symbol	25°C			Tmin to Tmax		Units	Test Conditions/Comments
		Min	Typ	Max	Min	Max		
POWER SUPPLIES ⁹								
Operating Voltage (AV _{DD} , DV _{DD})	V _{DD}	4.0	5.0	6.0		6.0	V	
Current (AV _{DD} + DV _{DD})	I _{DD}			20.0		36.0	mA	

NOTES

- 1 Maximum sampling frequency is the frequency which will still meet the non-linearity specification. However, the device is capable of higher frequency operation.
- 2 Tester measures code transitions by dithering the voltage of the analog input (V_{IN}). The difference between the measured and the ideal code width (V_{REF}/256) is the DNL error (Figure 3.). The INL error is the maximum distance (in LSBs) from the best fit line to any transition voltage (Figure 4.). Accuracy is a function of the sampling rate (F_S).
- 3 For best results, it is recommended that the reference voltage be limited to AV_{DD} -0.5 V.
- 4 Guaranteed. Not tested.
- 5 Specified values guarantee functionality. Refer to other parameters for accuracy.
- 6 See V_{IN} input equivalent circuit (Figure 5.). Switched capacitor analog input requires driver with low output resistance.
- 7 All inputs have diodes to DGND. Input DC currents will not exceed specified limits for any input voltage between DGND and DV_{DD}.
- 8 Condition to meet aperture delay specifications (t_{AP}, t_{AJ}). Actual rise/fall time can be less stringent with no loss of accuracy.
- 9 DV_{DD} and AV_{DD} are connected through the silicon substrate. Connect together at the package and to the analog supply. DGND should be tied to AGND at the package.

Specifications are subject to change without notice

ABSOLUTE MAXIMUM RATINGS (TA = +25°C unless otherwise noted)^{1, 2, 3}

V _{DD} (to GND)	+6.5 V	Operating Temperature	0 to +70°C
V _{REF} (+) & V _{REF} (-)	V _{DD} to GND	Storage Temperature	-65°C to +150°C
V _{IN}	GND -0.5 to V _{DD} +0.5 V	Lead Temperature (Soldering 10 secs)	+300°C
Digital Inputs	GND -0.5 to V _{DD} +0.5 V	Package Power Dissipation Rating to 75°C	
Digital Outputs	GND -0.5 to V _{DD} +0.5 V	PDIP, SOIC	1000mW
		Derates above 75°C	13mW/°C

NOTES:

- 1 Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation at or above this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.
- 2 Any input pin which can see a value outside the absolute maximum ratings should be protected by Schottky diode clamps (HP5082-2835) from input pin to the supplies. All inputs have protection diodes which will protect the device from short transients outside the supplies of less than 100mA for less than 100μs.
- 3 V_{DD} refers to AV_{DD} and DV_{DD}. GND refers to AGND and DGND.




Figure 1. MP7783 Timing Diagram





Figure 2. Output Enable/Disable Timing Diagram



$$(N) \text{ Code Width} = V_{(N+1)} - V_{(N)}$$

$$\text{LSB} = [V_{\text{REF}(+)} - V_{\text{REF}(-)}] / 256$$

$$\text{DNL}(N) = [V_{(N+1)} - V_{(N)}] - \text{LSB}$$

Figure 3. DNL Measurement




Figure 4. INL Error Calculation




Figure 5. Analog Input Equivalent Circuit

DEVICE OPERATION

Figure 1. shows the timing information for the MP7783. A reference voltage is applied between the $V_{REF(+)}$ and $V_{REF(-)}$ which drives 256 resistors and switches with 4 voltage taps. These taps drive the inverting inputs of comparators. There are four control lines: Clock, $\overline{OE1}$, OE2 and phase. The phase line determines the polarity of the clock.

Figure 6. shows waveforms with the phase line high and low.

With phase = 1, the "sample" occurs during the high period of the clock cycle, and the "auto-balance" occurs during the low period of the clock. The "sample" is queued and pipelined through a series of registers and latches. It appears at the output after 2 clock periods and time delay (t_D). After the sample is acquired the data is valid for every clock period. The $\overline{OE1}$ will independently disable the 8 data bit buffers when it is in a high state. The truth table (Table 1.) summarizes this effect.




Figure 6. Timing Diagram

$\overline{OE1}$	OE2	DB7 - DB0	OFW
0	1	Valid	Valid
1	1	3-state	Valid
X	0	3-state	3-state

Table 1. Truth Table




Figure 7. MP7783 9-Bit Resolution Configuration




Figure 8. MP7783 Typical Connections

LINEARITY ADJUSTMENT

As noted in the specifications, integral non-linearity can be adjusted externally to enhance performance. While the setup may seem a little awkward, we have found that it can prove beneficial for high speed applications requiring 1/4 LSB at room temperature and 1/2 LSB over temperature.

Referring to *Figure 9*, the reference resistor taps for 1/16th, 5/16ths, 9/16ths and 13/16ths of V_{REF} are brought out separately. In normal applications the user simply ties a 0.1 μ F capacitor to ground at each of these nodes to provide a measure of

filtering when the comparators are "zeroed" to their respective reference voltage points along the continuous ladder network. To compensate for comparator loading and other subtle errors associated with the distributed resistance of the ladder, the user can connect a "true" voltage source at each node and trim for optimized performance. As shown in *Figure 10*, a series of op amps is used to set the proper voltage at each node. The value is best determined empirically by setting the nominal value for the node (e.g. 1/16th of V_{REF} at R1) and then fine tuning to significantly reduce the integral error.




Figure 9.





Figure 10.

APPLICATION NOTES:



The following information will be useful in maximizing the performance of the MP7783.

1. This device may be susceptible to latch-up. All signals must not exceed DV_{DD} or $DGND$, or AV_{DD} or $AGND$ at any time. Power should always be applied before any input signal is connected to avoid a latch-up condition.
2. The design of the PC layout and assembly will seriously affect the accuracy of the MP7783. Use of wire wrap is not recommended.
3. The analog input signal (V_{IN}) is quite sensitive and should be properly routed and terminated. It should be shielded from the clock and digital outputs so as to minimize cross coupling and noise pickup.
4. The analog input should be driven with a buffer Op Amp ($Z_{OUT} \leq 50 \Omega$).
5. The use of a large shield plane is highly recommended, connected only at one point and connected to virtual ground.


6. The power supplies and reference voltages should be decoupled with ceramic (0.01 to 0.1 μF) and tantalum (10 μF) capacitors as close to the device as possible.
7. The digital output should not drive long wires. The capacitive coupling and reflection will contribute noise to the conversion. When driving distant loads, buffers should be used.




- a. The minimum clock rate at 50% Duty Cycle is 10 kHz.
- b. The minimum clock rate at non-50% Duty cycle may be DC as long as $\phi 2$ is kept to less than 5 μs .




PERFORMANCE CHARACTERISTICS




Graph 1. Supply Current vs. Sampling Frequency




Graph 2. DNL vs. Sampling Frequency




Graph 3. INL vs. Sampling Frequency




Graph 4. DNL vs. Reference Voltage




Graph 5. INL vs. Reference Voltage




Graph 6. Supply Current vs. Temperature




Graph 7. Reference Resistance vs. Temperature




Graph 8. DNL vs. Temperature




Graph 9. INL vs. Temperature




Graph 10. Output Delay vs. Supply Voltage




Graph 11. Data Hold Time vs. Supply Voltage




Graph 12. Aperture Delay vs. Supply Voltage



Graph 13. 3-state Enable Delay vs. Supply Voltage



Graph 14. DNL Error Plot



Graph 15. INL Error Plot