MPA17000 Serial EPROMs

The MPA17128 and MPA1765 are serial OTP EPROMs. They provide a compact, low pin count, non-volatile configuration store for the MPA1000 devices.

MPA17000 devices can be cascaded for increased memory capacity when needed. They are available in the standard 8-pin plastic DIP (P suffix), 8-pin SOIC (D suffix) and 20-pin PLCC (FN suffix) packages.

- Configuration EPROM for MPA1000 Devices
- Voltage Range 4.5 to 6.0V
- Maximum Read Current of 10mA
- Standby Current of 10μA, Typical
- Industry Standard Synchronous Serial Interface
- Full Static Operation
- 10MHz Maximum Clock Rate at 5.0V
- · Programmable Polarity on Hardware Reset
- Programs With Industry Standard Programmers
- Electrostatic Discharge Protection > 2000 Volts
- 8–Pin PDIP and SOIC; 20–Pin PLCC Packages
- Commercial (0 to +70°C) and Industrial (-40 to +85°C)





Pins	Function
DATA	Data I/O
CLK	Clock
RESET/OE	Reset Input and Output Enable
CE	Chip Enable Input
VSS	Ground
CEO	Chip Enable Output
VPP	Programming Voltage Supply
VCC	+4.5 to 6.0V Power Supply
NC	Not Connected



MPA17128 MPA1765

128K, 64K SERIAL EPROM

6/97

Table 2–1. MAXIMUM RATINGS*

Parameter	Value	Unit
V_{CC} and Input Voltages W.R.T. V_{SS}	–6.0 to V _{DD} + 0.6	V
VPP Voltage W.R.T. V _{SS} During Programming	-0.6 to +14.0	V
Output Voltage W.R.T. V _{SS}	–0.6 to V _{CC} + 0.6	V
Storage Temperature Range	-65 to +150	°C
Ambient Temperature With Power Applied	-65 to +125	°C
Soldering Temperature of Leads (10 Seconds)	+300	°C
ESD Protection on All Leads	≥2	kV

NOTE: Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions.

2	Recommended Operating C
	Table 2 2 DC CHARACTER

Table 2–2. DC CHARACTERISTICS (V _{CC} = 4.5 to 6.0V; Commercia	al (C) $T_A = 0$ to +70°C; Industrial (I) $T_A = -40$ to +85°C)
---	---

Symbol	Charact	eristic	Min	Max	Unit	Condition
VIH	Input Voltage High	DATA, CE, CEO, Reset	2.0	VCC	V	
VIL	Input Voltage Low	DATA, CE, CEO, Reset	-0.3	0.8	V	
VOH	Output Voltage High DATA, CE, CEO, Reset		3.86 2.40		V	$I_{OH} = -4mA; V_{CC} \ge 4.5V$
VOL	Output Voltage Low	DATA, CE, CEO, Reset		0.32	V	I _{OL} = 4.0mA
ILI	Input Leakage Current		-10	10	μΑ	$V_{IN} = 0.1 V$ to V_{CC}
ILO	Output Leakage Current		-10	10	μΑ	$V_{OUT} = 0.1V$ to V_{CC}
C _{INT}	Internal Capacitance (All Inputs/Outputs)			10	pF	V_{CC} = 5.0V (Note 1); T _A = 25°C; f _{Clk} = 1MHz
ICC Read	Operating Current			10	mA	V _{CC} = 6.0V; CLK = 10MHz
ICCS	Standby Current			500	μA	$V_{CC} = 6.0 V$

1. This parameter is initially characterized and not 100% tested.

Applications Information

DATA

Three-state DATA output for reading and function as the input during programming.

CLOCK

Clock input. Used to increment the internal address and bit counters for reading and programing.

RESET/OE

Reset and Output Enable input. A Low level both the CE and RESET/OE inputs enables the data output driver. A High level on RESET/OE resets both the address and bit counters. In the MPA17128, the logic polarity of this input is programmable as either RESET/OE or OE/RESET. This document describes the pin as RESET/OE although the opposite polarity is also possible, this option is defined and set at device program time.



CE

Chip <u>Enable</u> in<u>put</u>. Used for device selection. A Low level on both <u>CE</u> and OE enables the data output driver. A High level on CE disables both the address and bit counters and forces the device into a low power mode.

CEO

Chip Enable Out output. This signal is asserted Low on the clock cycle following the last bit read from the memory. It will stay Low as long as CE and OE are both Low. It will then follow CE until OE goes High. Thereafter CEO will stay High until the entire PROM is read again. This pin also used to sense the status of RESET polarity when program mode is entered.

VPP

Programming Voltage Supply. Used to enter programming mode (+10V) and to program the memory (+13V) Must be connected directly to V_{CC} for normal Read operation. No overshoot above +15.5V permitted.

USING THE MPA17000 WITH MPA1000 DEVICES

Connections between the MPA devices and the Serial EPROMs are:

- The DATA output of the MPA17000 drives D0 (data in).
- The CLK input of the MPA17000 is driven by the data clock DCLK output.
- MPA17000s can be cascaded using the CEO output to drive the CE input of the next MPA17000.
- For normal Read operations Vpp must be connected to Vcc.

Do not leave Vpp open.

The connections between an MPA device and an MPA17000 device are shown in Figure 2-1. The MPA D[0] line is connected to the MPA17000 CLK. At power-up or upon reconfiguration, the MEMCE signal goes Low, enabling the MPA17000 DATA output. During the configuration process, D[0] reads data from the MPA17000 on every rising DCLK edge. The MEMCE signal goes High at the end of configuration and resets the internal address counters of the MPA17000.



Figure 2–1. MPA1036 Configuration Using MPA17128 Serial EPROM

Cascading Serial Configuration PROMs

Cascading MPA17000s provide additional memory for multiple MPA1000s or for MPA1000s requiring larger configuration memories.

When the last bit from the first MPA17000 is read, the next clock signal to the MPA17000 asserts its CEO output Low and disables its DATA line. The second MPA17000 recognizes the Low level on its CE input and enables its DATA output. (See Figure 2-1).

Additional logic may be required if cascaded memories are so large that the rippled chip enable is not fast enough to activate successive MPA17000s.

STANDBY MODE

The MPA17128 enters a low power standby mode whenever CE is High. In standby mode, the MPA17000 consumes less than 500µA of current. The output will remain in a high impedance state regardless of the state of the OE input.

PROGRAMMING MODE

Programming mode is entered by holding VPP High for at least two clock edges and is exited by removing power from the device or by a Low on both CE and OE. Figure 2-4 through Figure 2-9 shows the programming algorithm.

MPA17128 RESET POLARITY

The MPA17128 lets the user choose the reset polarity as either RESET/OE or OE/RESET. Any third-party commercial programmer should prompt the user for the desired reset polarity.

The programming of the overflow word should be handled transparently by the PROM programmer; it is mentioned here as supplemental information only.

The polarity is programmed into the first overflow word location, max address+1. 00000000 in these locations makes the reset active Low, FFFFFFF in these locations makes the reset active High. The default condition is RESET active High.





Figure 2–2. AC Characteristics Over Operating Conditions

Table	2-3. AC	OPERATING	CONDITIONS
IUNIC	2 0.7.0		00110110110

		$\begin{array}{l} \text{Limit} \\ \text{4.5V} \leq \text{V}_{CC} \leq \text{6.0V} \end{array}$			
Symbol	Parameter	Min	Max	Unit	Condition
TOE	OE to Data Delay		45	ns	
T _{CE}	CE to Data Delay		50	ns	
TCAC	CLK to Data Delay		60	ns	
тон	Data Hold From OE, CE or CLK	0		ns	
T _{DF}	OE or CE to Data Float Delay		50	ns	Note 1
T _{LC}	CLK Low Time	25		ns	Note 2
тнс	CLK High Time	25		ns	Note 2
T _{SCE}	CE Setup Time to CLK (To Guarantee Proper Counting)	25		ns	
T _{HCE}	CE Hold Time to CLK (To Guarantee Proper Counting)	0		ns	Note 2
THOE	OE High Time (Guarantees Counters are Reset)	20		ns	Note 2
CLKmax	Clock Frequency		10	MHz	

1. Float delays are measured with minimum tester AC load and maximum DC load.

2. Guarantee by design, not tested.





Figure 2–3.

Table 2–4.

		$\begin{array}{c} \text{Limit} \\ \text{4.5V} \leq \text{V}_{CC} \leq \text{6.0V} \end{array}$			
Symbol	Parameter	Min	Max	Unit	Condition
TCDF	CLK to Data Float Delay		50	ns	
тоск	CLK to CEO Delay		40	ns	
TOCE	CE to CEO Delay		40	ns	
TOOE	RESET/OE to CEO Delay		40	ns	



2

Table 2–5. PIN ASSIGNMENTS IN THE PROGRAMMING MODE

Pin Name	DIP	PLCC	I/O	Function
DATA	1	2	I/O	The rising edge of the clock shifts a data word in or out of the PROM one bit at a time.
CLK	2	4	I	Clock input. Used to increment the internal address/word counter for reading and program- ming operation.
RESET/OE	3	6	I	The rising edge of CLK shifts a data word into the PROM when CE and OE are High; it shifts a data word out of the PROM when CE is Low and OE is High. The address/word counter is incremented on the rising edge of CLK while CE is held High and OE is held Low. Note: Any modified polarity of the RESET/OE pin is ignored in the programming mode.
CE	4	8	I	The rising edge of CLK shifts a data word into the PROM when CE and OE are High; it shifts a data word out of the PROM when CE is Low and OE is High. The address/word counter is incremented on the rising edge of CLK while CE is held High and OE is held Low.
GND	5	10	_	Ground pin.
CEO	6	14	0	The polarity of the RESET/OE pin can be read by sensing the CEO pin. Note: The polarity of the RESET/OE pin is ignored while in the programming mode. In final verification, this pin must be monitored to go Low one clock cycle after the last data bit has been read.
VPP	7	17	_	Programming Voltage Supply. Programming mode is entered by holding CE and OE High and Vpp at Vpp1 for two rising clock edges and then lowering Vpp to Vpp2 for one more rising clock edge. A word is programmed by strobing the device with Vpp for the duration TPGM Vpp must be tied to V _{CC} for normal operation.
V _{CC}	8	20	—	+5 V power supply input.

Table 2–6. DC PROGRAMMING SPECIFICATIONS

		Liı	nit		
Symbol	Parameter	Min	Max	Unit	Condition
VCCP	Supply Voltage During Programming	5.0	6.0	V	
VIL	Input Voltage Low	0	0.5	V	
VIH	Input Voltage High	2.4	VCC	V	
V _{OL}	Output Voltage Low		0.4	V	
VOH	Output Voltage High	3.7		V	
V _{PP1}	Programming Voltage	12.5	13.5	V	Note 1
V _{PP2}	Programming Mode Access Voltage	VCCP	V _{CCP} + 1	V	
IPPP	Supply Current in Programming Mode		100	mA	
۱L	Input or Output Leakage Current	-10	10	μΑ	
VCCL	First Pass Supply Voltage Low for Final Verification	2.8	3.0	V	
VCCH	Second Pass Supply Voltage High for Final Verification	6.0	6.2	V	

1. No overshoot is permitted on this signal. Vpp must not be allowed to exceed Vpp1 max.









.

Figure 2–4. Enter Programming Mode

			Limit			
Symbol	Parameter		Min	Max	Unit	Condition
T _{RPP}	Rise Time of VPP	(10 to 90%)	50		ns	
T _{FPP}	Fall Time of Vpp	(90 to 10%)	50		ns	
T _{PGM}	VPP Programming Pulse Width		0.95	1.05	ms	
T _{SVC}	VPP Setup to CLK for Entering Programming Mode		100		ns	
THVC	VPP Hold from CLK for Entering Programming Mode		300		ns	
T _{SDP}	Data Setup to CLK for Programming		50		ns	
T _{HDP}	Data Hold from CLK for Programming		0		ns	
TSCC	CE Setup to CLK for Programming/Verifying		100		ns	Note 1
тнсс	CE Hold from CLK for Programming/Verifying		200		ns	
T _{SCV}	CE Setup to VPP for Programming		100		ns	
THCV	CE Hold from Vpp for Programming		50		ns	
TSIC	OE Setup to CLK for Incrementing Address Counter		100		ns	
THIC	OE Hold from CLK for Incrementing Address Counter		0		ns	
TCAC	CLK to Data Valid			400	ns	
ТОН	Data Hold from CLK		0		ns	
TCE	CE Low to Data Valid			250	ns	

1. While in programming mode, CE should only be changed while CLK is High and has been High for 200ns.















2



Figure 2–8. Overprogramming Detail





Figure 2–9. MPA17128 Programming Spec



2

OUTLINE DIMENSIONS





OUTLINE DIMENSIONS



MOTOROLA MPA DATA — DL201 REV 2 2–12

2

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and *w* are registered trademarks of Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

How to reach us:

USA/EUROPE/Locations Not Listed: Motorola Literature Distribution; P.O. Box 5405, Denver, Colorado 80217. 1–303–675–2140 or 1–800–441–2447

Customer Focus Center: 1-800-521-6274

 Mfax™: RMFAX0@email.sps.mot.com
 - TOUCHTONE 1–602–244–6609

 Motorola Fax Back System
 - US & Canada ONLY 1–800–774–1848

 - http://sps.motorola.com/mfax/

HOME PAGE: http://motorola.com/sps/



Mfax is a trademark of Motorola, Inc.

JAPAN: Nippon Motorola Ltd.: SPD, Strategic Planning Office, 4–32–1, Nishi–Gotanda, Shinagawa–ku, Tokyo 141, Japan. 81–3–5487–8488

TOUCHTONE 1–602–244–6609
 ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park,
 US & Canada ONLY 1–800–774–1848
 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852–26629298