

**MPC2104P**  
**MPC2105P**

*Product Preview*  
**256KB/512KB BurstRAM™**  
**Secondary Cache Modules for**  
**PowerPC™ PReP/CHRP Platforms**

The MPC2104P (256KB) and MPC2105P (512KB) are designed to provide burstable, high performance L2 cache for the PowerPC 60x microprocessor family in conformance with the PowerPC Reference Platform (PReP) and the PowerPC Common Hardware Reference Platform (CHRP) specifications.

The MPC2104P and MPC2105P utilize synchronous BurstRAMs. The MPC2104P module is configured as 32K x 64 bits and uses two of the 3.3 V 32K x 32 data RAMs. The MPC2105P is configured as 64K x 64 bits and uses two of the 3.3 V 64K x 32 data RAMs. Both modules are in a 178 (89 x 2) pin DIMM format. For tag bits on the 2104P, a 5 V cache tag RAM configured as 8K x 14 for tag field plus 8K x 2 for valid and dirty status bits is used. For tag bits on the 2105P, a 5 V cache tag RAM configured as 16K x 14 for tag field plus 16K x 2 for valid and dirty status bits is used.

Bursts can be initiated with the ADS signal. Subsequent burst addresses are generated internally to the BurstRAM by the CNTEN signal.

Write cycles are internally self-timed and are initiated by the rising edge of the clock (CLKx) inputs. Writes are global with two inputs for reduced loading.

Presence detect pins are available for auto configuration of the cache control.

The module family pinout will support 5 V and 3.3 V components for a clear path to lower voltage and power savings. Both power supplies must be connected.

All of these cache modules are plug and pin compatible with each other.



- PowerPC–Style Burst Counter On Chip
- Pipeline Data I/O
- Plug and Pin Compatibility
- Multiple Clock Pins for Reduced Loading
- All Cache Data and Tag I/Os are LVTTTL (3.3 V) Compatible
- Three State Outputs
- Buffered Addresses to Data RAMs for Reduced Loading
- Fast Module Clock Rates: Up to 66 MHz
- Fast SRAM Access Times: 9 ns for Tag RAM Match  
8 ns for Data RAM
- Decoupling Capacitors for Each Fast Static RAM
- High Quality Multi–Layer FR4 PWB With Separate Power and Ground Planes
- 178 Pin Card Edge Module
- Burndy Connector, Part Number: ELF178KSC–3Z50

BurstRAM is a trademark of Motorola.




The PowerPC name is a trademark of IBM Corp., used under license therefrom.

This document contains information on a new product under development. Motorola reserves the right to change or discontinue this product without notice.

### MPC2104P BLOCK DIAGRAM



# MPC2105P BLOCK DIAGRAM




**PIN ASSIGNMENT 178-LEAD DIMM**

Pin	Name	Pin	Name	Pin	Name	Pin	Name	Pin	Name	Pin	Name	Pin	Name
1	VSS	27	DH0	53	DL1	79	VSS	105	DH14	131	DL17	157	A22
2	PD0/IDSCCLK	28	NC	54	DL0	80	A7	106	DH13	132	NC	158	A20
3	PD2	29	VSS	55	VSS	81	A5	107	NC	133	DL15	159	VSS
4	DH30	30	CLK1	56	CLK2	82	A3	108	DH10	134	DL13	160	A18
5	DH28	31	VSS	57	VSS	83	A0	109	DH8	135	VSS	161	A16
6	DH26	32	DL28	58	NC	84	VCC	110	NC	136	DL10	162	A15
7	DH24	33	DL26	59	CG0	85	TCLR	111	DH6	137	DL8	163	A14
8	VDD	34	DL24	60	NC	86	MATCH	112	VDD	138	CWE1	164	VDD
9	NC	35	NC	61	VDD	87	TG	113	DH4	139	DL6	165	A10
10	DH22	36	NC	62	NC	88	DIRTYIN	114	VSS	140	VDD	166	A8
11	DH20	37	DL22	63	RESERVED	89	VSS	115	CLK0	141	DL5	167	A6
12	DH19	38	DL20	64	ADS0	90	VSS	116	VSS	142	DL2	168	VSS
13	VSS	39	DL18	65	NC	91	PD1/IDSDATA	117	DH1	143	VSS	169	A4
14	DH17	40	DL16	66	A28	92	PD3	118	NC	144	NC	170	A2
15	NC	41	VSS	67	A26	93	DH31	119	DL31	145	VSS	171	A1
16	DH15	42	NC	68	A25	94	DH29	120	DL30	146	NC	172	BURSTMODE
17	DH12	43	DL14	69	A23	95	DH27	121	VSS	147	VSS	173	VCC
18	NC	44	DL12	70	VSS	96	DH25	122	DL29	148	CWE0	174	VALIDIN
19	DH11	45	DL11	71	A21	97	VDD	123	DL27	149	NC	175	TWE
20	DH9	46	VSS	72	A19	98	NC	124	DL25	150	VDD	176	STANDBY
21	NC	47	DL9	73	A17	99	DH23	125	NC	151	NC	177	DIRTYOUT
22	DH7	48	NC	74	A13	100	DH21	126	NC	152	RESERVED	178	VSS
23	VDD	49	DL7	75	VDD	101	DH18	127	DL23	153	CNTEN0		
24	DH5	50	DL4	76	A12	102	VSS	128	DL21	154	NC		
25	DH3	51	VDD	77	A11	103	DH16	129	DL19	155	A27		
26	DH2	52	DL3	78	A9	104	NC	130	VSS	156	A24		

NOTE: V<sub>CC</sub> and V<sub>DD</sub> must be connected on all modules.

**TOP VIEW – CASE TBD**



## PIN DESCRIPTIONS

Pin Locations	Symbol	Type	Description
66, 67, 68, 69, 71, 72, 73, 74, 76, 77, 78, 80, 81, 82, 83, 155, 156, 157, 158, 160, 161, 162, 163, 165, 166, 167, 169, 170, 171	A0 – A28	Input	Address Inputs — (MSB:0, LSB:28).
64	ADS0	Input	Data RAM Address Strobe.
172	BURSTMODE	Input	Burstmode. 0 = Linear, 1 = Interleaved.
59	CG0	Input	Data RAM Output Enable.
30, 56, 115	CLK0 – CLK2	Input	Clock Inputs — CLK2 is for Tag RAM, CLK0 and CLK1 are for Data RAMs only.
153	CNTEN0	Input	Data RAM Count Enable.
138, 148	CWE0 – CWE1	Input	Data RAM Write Enables — (MSB:0, LSB:1).
4, 5, 6, 7, 10, 11, 12, 14, 6, 17, 19, 20, 22, 24, 25, 26, 27, 93, 94, 95, 96, 99, 100, 101, 103, 105, 106, 108, 109, 111, 113, 117	DH0 – DH31	I/O	High Data Bus — (MSB:0, LSB:31).
88	DIRTYIN	Input	Dirty input bit.
177	DIRTYOUT	Output	Dirty output bit.
32, 33, 34, 37, 38, 39, 40, 43, 44, 45, 47, 49, 50, 52, 53, 54, 119, 120, 122, 123, 124, 127, 128, 129, 131, 133, 134, 136, 137, 139, 141, 142	DL0 – DL31	I/O	Low Data Bus — (MSB:0, LSB:31).
86	MATCH	Output	Tag RAM active high match indication.
2	PD0/IDSCCLK	Input	Presence detect bit 0/EEPROM serial clock. (EEPROM option only).
91	PD1/IDSDATA	I/O	Presence detect bit 1/EEPROM serial data. (EEPROM option only).
3, 92	PD2, PD3	Output	Presence detect bits.
63, 152	RESERVED		Reserved pin.
176	STANDBY	Input	Standby pin. Reduces standby power consumption.
85	TCLR	Input	Tag RAM clear.
87	TG	Input	Tag RAM output enable.
175	TWE	Input	Tag RAM write enable.
174	VALIDIN	Input	Tag RAM valid bit.
84, 173	VCC	Input	+ 5 V power supply. Must be connected.
8, 23, 51, 61, 75, 97, 112, 140, 150, 164	VDD	Input	+ 3.3 V power supply. Must be connected.
1, 13, 29, 31, 41, 46, 55, 57, 70, 79, 89, 90, 102, 114, 116, 121, 130, 135, 143, 145, 147, 159, 168, 178	VSS	Input	Ground.
9, 15, 18, 21, 28, 35 – 36, 42, 48, 58, 60, 62, 65, 98, 104, 107, 110, 118, 125 – 126, 132, 144, 146, 149, 151, 154	NC	—	There is no connection to the module.

**TRUTH TABLE** (See Notes 1 through 4)

Next Cycle	Address Used	Standby	ADS0	CNTEN0	CG0 2	DHx/DLx	CWEx 2
Deselect	None	1	0	X	X	High-Z	X
Begin Read	External	0	0	X	X	High-Z	1 <sup>4</sup>
Continue Read	Next	X	1	0	1	High-Z	1
Continue Read	Next	X	1	0	0	DQ	1
Suspend Read	Current	X	1	1	1	High-Z	1
Suspend Read	Current	X	1	1	0	DQ	1
Begin Write	External	0	0	X	X	High-Z	0
Continue Write	Next	X	1	0	X	High-Z	0
Suspend Write	Current	X	1	1	X	High-Z	0

**NOTES:**

1. X = Don't Care. 1 = logic high. 0 = logic low.
2. CG0 is an asynchronous signal and is not sampled by the clock CLK0. CG0 drives the bus immediately (t<sub>GLQX</sub>) following CG0 going low.
3. On write cycles that follow read cycles, CG0 must be negated prior to the start of the write cycle to ensure proper write data setup times. CG0 must also remain negated at the completion of the write cycle to ensure proper write data hold times.
4. This READ assumes the RAM was previously deselected.

**ASYNCHRONOUS TRUTH TABLE**

Operation	CG0	I/O Status
Read	L	Data Out (DHx/DLx)
Read	H	High-Z
Write	X	High-Z
Deselected	X	High-Z
Sleep	X	High-Z

**LINEAR BURST ADDRESS TABLE** (Burst Mode = V<sub>SS</sub>)

1st Address (External)	2nd Address (Internal)	3rd Address (Internal)	4th Address (Internal)
X ... X00	X ... X01	X ... X10	X ... X11
X ... X01	X ... X10	X ... X11	X ... X00
X ... X10	X ... X11	X ... X00	X ... X01
X ... X11	X ... X00	X ... X01	X ... X10

**INTERLEAVED BURST ADDRESS TABLE** (Burst Mode = V<sub>DD</sub>)

1st Address (External)	2nd Address (Internal)	3rd Address (Internal)	4th Address (Internal)
X ... X00	X ... X01	X ... X10	X ... X11
X ... X01	X ... X00	X ... X11	X ... X10
X ... X10	X ... X11	X ... X00	X ... X01
X ... X11	X ... X10	X ... X01	X ... X00

**ABSOLUTE MAXIMUM RATINGS** (Voltages Referenced to  $V_{SS} = 0$  V)

Rating	Symbol	Value	Unit
Power Supply Voltage Tag Data RAM	$V_{CC}$ $V_{DD}$	$-0.5$ to $+7.0$ $-0.5$ to $+4.6$	V
Voltage Relative to $V_{SS}$ Tag Data RAM	$V_{in}, V_{out}$	$-0.5$ to $V_{CC} + 0.5$ $-0.5$ to $V_{DD} + 0.5$	V
Output Current (per I/O) Tag Data RAM	$I_{out}$	$\pm 20$ $\pm 30$	mA
Power Dissipation	$P_D$	3.86	W
Temperature Under Bias	$T_{bias}$	$-10$ to $+85$	$^{\circ}C$
Operating Temperature	$T_A$	$0$ to $+70$	$^{\circ}C$
Storage Temperature	$T_{stg}$	$-55$ to $+125$	$^{\circ}C$

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

**DC OPERATING CONDITIONS AND CHARACTERISTICS**

( $V_{CC} = 5.0$  V  $\pm 5\%$ ,  $V_{DD} = 3.3$  V  $+10\%$ ,  $-5\%$ ,  $T_A = 0$  to  $+70^{\circ}C$ , Unless Otherwise Noted)

**RECOMMENDED OPERATING CONDITIONS** (Voltages Referenced to  $V_{SS} = 0$  V)

Parameter	Symbol	Min	Max	Unit
Supply Voltage (Operating Voltage Range)	$V_{CC}$ $V_{DD}$	4.75 3.135	5.25 3.60	V
Input High Voltage	$V_{IH}$	2.2	$V_{DD} + 0.3^{**}$	V
Input Low Voltage	$V_{IL}$	$-0.5^*$	0.8	V

\*  $V_{IL}$  (min) =  $-0.5$  V dc;  $V_{IL}$  (min) =  $-2.0$  V ac (pulse width  $\leq 20$  ns) for  $I \leq 20.0$  mA.

\*\*  $V_{IH}$  (max) =  $V_{DD} + 0.3$  V dc;  $V_{IH}$  (max) =  $V_{DD} + 2.0$  V ac (pulse width  $\leq 20$  ns) for  $I \leq 20.0$  mA.

**DC CHARACTERISTICS**

Parameter	Symbol	Min	Max	Unit
Input Leakage Current (All Inputs, $V_{in} = 0$ to $V_{DD}$ )	$I_{lkg(I)}$	—	$\pm 1.0$	$\mu A$
Output Leakage Current ( $CG = V_{IH}$ , $V_{out} = 0$ to $V_{DD}$ )	$I_{lkg(O)}$	—	$\pm 1.0$	$\mu A$
TTL Output Low Voltage ( $I_{OL} = +8.0$ mA)	$V_{OL}$	—	0.4	V
TTL Output High Voltage ( $I_{OH} = -4.0$ mA)	$V_{OH}$	2.4	—	V

**POWER SUPPLY CURRENTS**

Parameter	Symbol	Max	Unit	
AC Supply Current ( $CG = V_{IH}$ , $E = V_{IL}$ , $I_{out} = 0$ mA, All Inputs = $V_{IL}$ and $V_{IH}$ , $V_{IL} = 0.0$ V and $V_{IH} \geq 3.0$ V, Cycle Time $\geq 20$ ns)	MPC2104P MPC2105P	$I_{DDA}$	410 700	mA
		$I_{CCA}$	320	mA
AC Standby Current ( $E = V_{IH}$ , $I_{out} = 0$ mA, All Inputs = $V_{IL}$ or $V_{IH}$ , $V_{IL} = 0.0$ V and $V_{IH} \geq 3.0$ V, Cycle Time $\geq 20$ ns)	MPC2104P MPC2105P	$I_{SB1}(V_{DD})$	210 240	mA
		$I_{SB1}(V_{CC})$	320	mA

**CAPACITANCE** ( $f = 1.0$  MHz,  $dV = 3.0$  V,  $T_A = 25^{\circ}C$ , Periodically Sampled Rather Than 100% Tested)

Parameter	Symbol	Max	Unit
Input Capacitance (A13 – A28) (Data RAM Control Pins) (CLK0 – CLK2) (Tag Control Pins)	$C_{in}$	15 10 5 5	pF
Tag Output Capacitance (MATCH, DIRTYOUT)	$C_{out}$	7	pF
Data RAM Input/Output Capacitance (DH0 – DH31, DL0 – DL31)	$C_{I/O}$	8	pF
Tag Input/Output Capacitance (A0 – A11)	$C_{I/O}$	7	pF

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

This BiCMOS memory circuit has been designed to meet the dc and ac specifications shown in the tables, after thermal equilibrium has been established.

This device contains circuitry that will ensure the output devices are in High-Z at power up.

**DATA RAMs AC OPERATING CONDITIONS AND CHARACTERISTICS**  
(V<sub>CC</sub> = 5.0 V ± 5%, V<sub>DD</sub> = 3.3 V + 10%, - 5%, T<sub>A</sub> = 0 to + 70°C, Unless Otherwise Noted)

Input Timing Measurement Reference Level ..... 1.5 V      Output Timing Reference Level ..... 1.5 V  
Input Pulse Levels ..... 0 to 3.0 V      Output Load ..... See Figure 1a Unless Otherwise Noted  
Input Rise/Fall Time ..... 3 ns

**SYNCHRONOUS DATA RAMs READ/WRITE CYCLE TIMING** (See Notes 1 and 2)


Parameter	Symbol	MPC2104P/5P		Unit	Notes	
		Min	Max			
Cycle Time	t <sub>KHKH</sub>	15	—	ns		
Clock Access Time	t <sub>KHQV</sub>	—	8	ns	3	
Output Enable to Output Valid	t <sub>GLQV</sub>	—	6	ns		
Clock High to Output Active	t <sub>KHQX1</sub>	0	—	ns		
Clock High to Output Change	t <sub>KHQX2</sub>	2	—	ns		
Output Enable to Output Active	t <sub>GLQX</sub>	0	—	ns		
Output Disable to Q High-Z	t <sub>GHQZ</sub>	—	8	ns		
Clock High to Q High-Z	t <sub>KHQZ</sub>	2	8	ns		
Clock High Pulse Width	t <sub>KHKL</sub>	5	—	ns		
Clock Low Pulse Width	t <sub>KLKH</sub>	5	—	ns		
Setup Times:	Address Address Status Data In Write Address Advance Chip Enable	t <sub>AVKH</sub> t <sub>SVKH</sub> t <sub>DVKH</sub> t <sub>WVKH</sub> t <sub>BAVKH</sub> t <sub>EVKH</sub>	2.5	—	ns	4
Hold Times:	Address Address Status Data In Write Address Advance Chip Enable	t <sub>KHAX</sub> t <sub>KHTSX</sub> t <sub>KHDX</sub> t <sub>KHWX</sub> t <sub>KHBAX</sub> t <sub>KHEX</sub>	0.5	—	ns	4

NOTES:

1. All read and write cycle timings are referenced from CLK or CG0.
2. CG is a don't care when CWE<sub>x</sub> is sampled low.
3. Maximum access times are guaranteed for all possible PowerPC external bus cycles.
4. This is a synchronous device. All addresses must meet the specified setup and hold times for **ALL** rising edges of CLK whenever ADS0 is low, and the chip is selected. All other synchronous inputs must meet the specified setup and hold times for **ALL** rising edges of CLK when the chip is enabled. Chip enable must be valid at each rising edge of clock for the device (when ADS0 is low) to remain enabled.



### READWRITE CYCLES



## TAG RAM

**RESET FUNCTION TRUTH TABLE** (See Notes 1 and 2)

TCLR	CLK	TWE	TAG0 – TAG11	DIRTYOUT	MATCH	Operation	POWER
L	L – H	H	High-Z	L <sup>(3)</sup>	L <sup>(3)</sup>	Reset Status	Active
L	L – H	L	—	—	—	Not Allowed	—

**NOTES:**

1. H = V<sub>IH</sub>, L = V<sub>IL</sub>, X = don't care, — = undefined.
2. TG is X for this table.
3. These are output states.

**READ FUNCTION TRUTH TABLE** (See Notes 1, 2, and 3)

TG	TWE	CLK	TAG0 – TAG11	VALIDIN	DIRTYIN	DIRTYOUT	MATCH	Operation
L	H	X	D <sub>out</sub>	—	—	D <sub>out</sub>	D <sub>out</sub>	Read Tag I/O
H	X	X	High-Z	—	—	—	—	Tag I/O Disable

**WRITE FUNCTION TRUTH TABLE** (See Notes 1 and 2)

TG	TWE	CLK	TAG0 – TAG11	VALIDIN	DIRTYIN	DIRTYOUT	MATCH	Operation
H	L	L – H	D <sub>in</sub>	—	—	—	L	Write Tag I/O
L	L	L – H	—	—	—	—	—	Not Allowed

**NOTES:**

1. H = V<sub>IH</sub>, L = V<sub>IL</sub>, X = don't care, — = undefined.
2. This table applies when RESET and PWRDN are high.
3. D<sub>out</sub> in this case is the same as D<sub>in</sub>. The input data is written through to the outputs during the write operation.

**MATCH FUNCTION TRUTH TABLE** (See Notes 1 through 4)

TG	TWE	TAG0 – TAG11	VALIDIN <sup>(4)</sup>	DIRTYIN <sup>(4)</sup>	MATCH	Operation
X	X	—	—	—	D <sub>out</sub>	Selected
L	H	D <sub>out</sub>	—	—	L	Read Tag I/O
H	L	D <sub>in</sub>	D <sub>in</sub>	D <sub>in</sub>	L	Write Tag I/O, Status Bits
H	H	TAG <sub>in</sub>	L	—	L	Invalid Data — Dedicated Status Bits
H	H	TAG <sub>in</sub>	H	—	H	Match — Dedicated Status Bits

**NOTES:**

1. H = V<sub>IH</sub>, L = V<sub>IL</sub>, X = don't care, — = undefined.
2. M = high if TAG<sub>in</sub> equals the memory contents at the address; M = low if TAG<sub>in</sub> does not equal the contents at that address.
3. PWRDN and RESET are high for this table. GS and CLK are X.
4. This column represents the stored memory cell data for the given status bit at the selected address.

## TAG RAM AC OPERATING CONDITIONS AND CHARACTERISTICS

( $V_{CC} = 5.0\text{ V} \pm 5\%$ ,  $T_A = 0\text{ to } +70^\circ\text{C}$ , Unless Otherwise Noted)

Input Timing Measurement Reference Level ..... 1.5 V  
 Input Pulse Levels ..... 0 to 3.0 V  
 Input Rise/Fall Time ..... 3 ns

Output Timing Measurement Reference Level ..... 1.5 V  
 Output Load ..... Figure 1a Unless Otherwise Noted

### TAG RAM READ CYCLE (See Notes 1 through 4)

Parameter	Symbol	Tag RAM		Unit
		Min	Max	
Clock Access Time	t <sub>KHQV</sub>	—	10	ns
Output Enable to Output Valid	t <sub>GLQV</sub>	—	8	ns
Output Enable to Output Active	t <sub>GLQX</sub>	0	—	ns
Output Disable to Q High-Z	t <sub>GHQZ</sub>	1	6	ns
Status Bit Hold from Address Change	t <sub>AXSX</sub>	3	—	ns
Address Access Time Status Bits	t <sub>AVSV</sub>	—	10	ns
Tag Bit Hold from Address Change	t <sub>AVQX</sub>	3	—	ns
Address Access Time Tag Bits	t <sub>AVQV</sub>	—	12	ns

**NOTES:**

1. Setup and hold times, W (write) refers to TWE.
2. A read cycle is defined by TWE high. A write cycle is defined by TWE low.
3. Maximum access times are guaranteed for all possible MC68040 and PowerPC external bus cycles.
4. Tag reads are asynchronous.


### TAG RAM WRITE CYCLE (See Notes 1 through 4)

Parameter	Symbol	Tag RAM		Unit
		Min	Max	
Cycle Time	t <sub>KHKH</sub>	15	—	ns
Clock High Pulse Width	t <sub>KHKL</sub>	4.5	—	ns
Clock Low Pulse Width	t <sub>KLKH</sub>	4.5	—	ns
Clock High to Output Active	t <sub>KHQX</sub>	1.5	—	ns
Setup Times	Address	3	—	ns
	Write			
Hold Times	Address	1.5	—	ns
	Write			
Status Output Hold	t <sub>KHSX</sub>	0	—	ns
Clock High to Status Bits Valid	t <sub>KHSV</sub>	—	9	ns

**NOTES:**

1. Setup and hold times, W (write) refers to TWE.
2. A read cycle is defined by TWE high. A write cycle is defined by TWE low.
3. Maximum access times are guaranteed for all possible MC68040 and PowerPC external bus cycles.
4. Tag writes are synchronous.

### TAG RAM WRITE AND READ CYCLES (See Note 2)



**NOTES:**

1. Transition is measured plus or minus 200 mV from steady state.
2.  $T_{CLR}$  = High.

### TAG RAM MATCH CYCLE

Parameter	Symbol	Tag RAM		Unit
		Min	Max	
Clock High Write to MATCH Invalid	$t_{KHML}$	—	7	ns
Clock High Read to MATCH Valid	$t_{KHMV}$	—	10	ns
Address Valid to MATCH Valid	$t_{AVMV}$	—	10	ns
MATCH Valid Hold from Address Change	$t_{AXMX}$	2	—	ns
TG Low to MATCH Invalid	$t_{GLML}$	—	7	ns
TG High to MATCH Valid	$t_{GHMX}$	—	8	ns

### TAG RAM RESET (TCLR) CYCLE

Parameter	Symbol	Tag RAM		Unit
		Min	Max	
TCLR Setup Time	$t_{STC}$	4	—	ns
TCLR Hold Time	$t_{HTC}$	1	—	ns
Status Bit Reset Time	$t_{SRST}$	—	60	ns
Status Bit Hold from TCLR Low	$t_{SHRS}$	2	—	ns
TCLR Low to MATCH Invalid	$t_{RSML}$	—	10	ns
TCLR High to MATCH Valid	$t_{RSMV}$	—	100	ns
TCLR Low to TAG High-Z	$t_{RSQZ}$	—	10	ns
TCLR High to TAG Active	$t_{RSQX}$	—	100	ns
STANDBY Setup to TCLR Low	$t_{PDSR}$	30	—	ns
TCLR High to TWE Low	$t_{RHWX}$	80	—	ns





Figure 1. Test Loads

### TIMING LIMITS


The table of timing values shows either a minimum or a maximum limit for each parameter. Input requirements are specified from the external system point of view. Thus, address setup time is shown as a minimum since the system must supply at least that much time. On the other hand, responses from the memory are specified from the device point of view. Thus, the access time is shown as a maximum since the device never provides data later than that time.

### TAG RAM MATCH CYCLE




\*Cache addresses used are: A14 - A26 for MPC2104P.

### TAG RAM TCLR FUNCTION




\* Transition is measured plus or minus 200 mV from steady state.

### ORDERING INFORMATION (Order by Full Part Number)



Full Part Numbers — MPC2104PDG66    MPC2104P = 256KB, synchronous pipelined  
MPC2105PDG66    MPC2105P = 512KB, synchronous pipelined

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and  are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

Mfax is a trademark of Motorola, Inc.

**How to reach us:**

**USA/EUROPE/Locations Not Listed:** Motorola Literature Distribution;  
P.O. Box 5405, Denver, Colorado, 80217. 303-675-2140 or 1-800-441-2447

**JAPAN:** Nippon Motorola Ltd.; Tatsumi-SPD-JLDC, 6F Seibu-Butsuryu-Center,  
3-14-2 Tatsumi Koto-Ku, Tokyo 135, Japan. 81-3-3521-8315

**Mfax™:** RMFAX0@email.sps.mot.com — TOUCHTONE 602-244-6609  
**INTERNET:** <http://Design-NET.com>

**ASIA/PACIFIC:** Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park,  
51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852-26629298

