

## MPQ18913

30V, 0.3A High Frequency Transformer Driver for Automotive, AEC-Q100

#### PRELIMINARY SPECIFICATIONS SUBJECT TO CHANGE

#### DESCRIPTION

The MPQ18913 is a high frequency half bridge transformer driver, which is the ideal solution for the primary side switcher used in isolated power supplies. It supports a wide input voltage range of 5V-30V, and integrates two switching FETs which take up to 300 mA average input current.

The device features wide adjustable switching frequency range, which is particularly useful in resonant topologies such as LLC converter. It also comes with input OVP, OCP, and fault indicator. Soft start up is built in to control the inrush current.

The MPQ18913 is available in QFN-10 (2mmx2.5mm) package with wettable flank.

#### **FEATURES**


- Half Bridge Transformer Driver for Isolated LLC Resonant Converter
- Adjustable Switching Frequency Range up to 5 MHz
- Supports up to 6W
- QFN-10 (2mmx2.5mm) package with wettable flank
- Available in AEC-Q100 Grade

#### **APPLICATIONS**

- Isolated Power Supply
- High Frequency DC-DC Converter
- General Purpose Transformer Driver

All MPS parts are lead-free, halogen-free, and adhere to the RoHS directive. For MPS green status, please visit the MPS website under Quality Assurance. "MPS", the MPS logo, and "Simple, Easy Solutions" are trademarks of Monolithic Power Systems, Inc. or its subsidiaries.

#### TYPICAL APPLICATION





#### **SELECTION GUIDE**

Part Number	Soft start time	Hiccup time
MPQ18913GRPE-AEC1-Z	1ms	12ms
MPQ18913GRPE-A-AEC1-Z	20ms	120ms

#### ORDERING INFORMATION

Part Number*	Package	Top Marking	MSL Rating
MPQ18913GRPE-AEC1	OFN 40 (2mmy2 Fmm)		
MPQ18913GRPE-A-AEC1	QFN-10 (2mmx2.5mm)	See Below	1
EVQ-18913-D-00A	Evaluation kit		

<sup>\*</sup> For Tape & Reel, add suffix -Z (e.g. MPQ18913GRPE-AEC1-Z).

TOP MARKING

TOP MARKING

MPQ18913GRPE-AEC1

MPQ18913GRPE-A-AEC1

MLY

LLL


LLL

ML: Product code of MPQ18913GRPE-AEC1

Y: Year code LLL: Lot number MM: Product code of MPQ18913GRPE-A-AEC1-Z

Y: Year code LLL: Lot number

#### PACKAGE REFERENCE





#### PIN FUNCTIONS

Package Pin #	Name	Description
1	FLT	Fault Indicator. FLT pin is an open-drain output.
2	EN/SYNC	<b>Enable/External Clock.</b> Pull high to enable MPQ18913, pull low to disable MPQ18913. Apply external clock to sync switching frequency.
3	VIN	<b>Input Voltage.</b> Bypass VIN to GND with a 1µF ceramic capacitor as close as possible to the IC.
4	GND	Ground.
5	AGND	Analog Ground. Connect to power GND through single point connection.
6	VCC	<b>Bias Supply.</b> Decouple with 1µF or larger ceramic capacitor referred to GND. Place the capacitor as close as possible.
7	SW	Switch Node.
8	BST	Drive Voltage for HS FET. Connect a ceramic capacitor from this pin to SW.
9	NC	Please float NC pin. For internal test use only.
10	FREQ	<b>Switching Frequency set pin.</b> Connect a resistor from FREQ to GND. Place the resistor as close as possible.

#### ABSOLUTE MAXIMUM RATINGS (1)

VIN, EN	0.3V to 35V
V <sub>SW</sub>	0.3V to (VIN+0.3V)
BST-V <sub>SW</sub>	0.3V to 6.5V
VCC, V <sub>DET</sub> , V <sub>FLT</sub> , V <sub>FREQ</sub>	0.3V to 6.5V
VIN, EN (surge)	0.3V to 50V
Junction Temperature	150°C
Lead Temperature	260°C
Storage Temperature	65°C to +150°C
Continuous Power Dissipat	$(T_A = +25^{\circ}C)^{(2)}$
QFN-10 (2mmx2.5mm)	2.5W

#### **ESD Rating**

Human-body model (HBM)	±2000V
Charged-device model (CDM	+2000\

### Recommended Operating Conditions (3)

Input Voltage VIN	5V to 30V
External VCC Bias	
Junction Temp. (T <sub>J</sub> )	40°C to +150°C

# Thermal Resistance $\theta_{JA}$ $\theta_{JC}$

EVQ-18913-D-00A (4).	45.3.	7	.°C/W
QFN-10 (2mmx2.5mm	າ) <sup>(5)</sup> 70	2.3	°C/W

#### Notes:

- 1) Exceeding these ratings may damage the device.
- 2) The maximum allowable power dissipation is a function of the maximum junction temperature  $T_J$  (MAX), the junction-to-ambient thermal resistance  $\theta_{JA}$ , and the ambient temperature  $T_A.$  The maximum allowable continuous power dissipation at any ambient temperature is calculated by  $P_D$  (MAX) =  $(T_J$  (MAX)- $T_A$ )/ $\theta_{JA}.$  Exceeding the maximum allowable power dissipation will cause excessive die temperature, and the regulator will go into thermal shutdown. Internal thermal shutdown circuitry protects the device from permanent damage.
- The device is not guaranteed to function outside of its operating conditions.
- 4) Measured on EVQ18913-D-00A, 6-layer PCB
- 5) Measured on JESD51-7, 4-layer PCB. The value of θ<sub>JA</sub> given in this table is only valid for comparison with other packages and cannot be used for design purposes. These values were calculated in accordance with JESD51-7, and simulated on a specified JEDEC board. They do not represent the performance obtained in an actual application.



### **ELECTRICAL CHARACTERISTICS**

VIN = 24V,  $T_J$  = -40°C to 150°C, typical values are at  $T_J$  = +25°C, unless otherwise noted.

Parameter Symbol Condition		Condition	Min	Тур	Max	Units
Power Supply Transform	mer Driver			•	•	•
VCC Regulator	VCC	Icc=0-20mA, V <sub>EN</sub> =1.5V	4.55	4.7	4.85	V
	VCC <sub>UV_R</sub>	VCC rising	4.1	4.25	4.4	V
Vcc UVLO Thresholds	VCC <sub>UV_F</sub>	VCC falling	3.95	4.1	4.25	V
	VCC <sub>UV_HYS</sub>	Hysteresis		150		mV
	VIN <sub>UV_R</sub>	VIN rising	4.35	4.65	4.9	V
Vin UVLO Thresholds	VIN <sub>UV_F</sub>	VIN falling	4	4.25	4.5	V
	VIN <sub>UV_HYS</sub>	Hysteresis		400		mV
Shut Down Current	I <sub>SD</sub>	V <sub>EN</sub> =0V		4	12	μA
Supply Current	lα	V <sub>EN</sub> =1.5V, Fsw=1MHz set by Resistor, SW floating		9.5		mA
Input Over Voltage Protection Threshold	V <sub>OVP_T</sub>	Rising	31	33	35	V
Protection Threshold	V <sub>OVP_F</sub>	Falling	28.5	30.5	32.5	V
Input OVP Hysteresis	$V_{OVP_{-}H}$			2.5		V
EN Turn on Threshold	V <sub>EN_ON</sub>	V <sub>EN</sub> rising	1.0	1.1	1.2	V
EN Turn off Threshold	V <sub>EN-OFF</sub>	EN falling	0.8	0.9	1.0	V
EN Hysteresis	V <sub>EN-HYS</sub>			0.2		V
EN Pull Down	Ren			2		ΜΩ
EN/SYNC Turn Off Blanking <sup>(6)</sup>	ten_sd_blk	EN OFF to stop switching		6		μs
SYNC Input High Threshold	V <sub>SYNC_HI</sub>	rising		1.7		V
SYNC Input Low Threshold	Vsync_lo	falling		0.9		V
SYNC Input Hysteresis	Vsync_hys			0.8		V
HS FET Ron	Ron_Hs	I <sub>DS</sub> =0.1A		180		mΩ
LS FET Ron	R <sub>ON_LS</sub>	I <sub>DS</sub> =0.1A		180		mΩ
		V <sub>EN</sub> =0, V <sub>SW</sub> =24V, T <sub>J</sub> =25°C			1	μA
Switch Leakage	SWLKG	V <sub>EN</sub> =0, V <sub>SW</sub> =24V, T <sub>J</sub> =-40°C to 150°C			6	μA
Average SW capacitance	Csw	V <sub>EN</sub> =0, Charge SW from 0 to 24V	100	125	150	pF
FLT Output Low Threshold	V <sub>OL</sub>			0.2	0.3	V



### **ELECTRICAL CHARACTERISTICS** (continued)

VIN = 24V,  $T_J$  = -40°C to 150°C, typical values are at  $T_J$  = +25°C, unless otherwise noted.


Parameter	Symbol	Condition	Min	Тур	Max	Units
Switching Frequency	fa	R <sub>FREQ</sub> =33kΩ	-3%	3	+3%	MHz
Setting	fsw	R <sub>FREQ</sub> =100kΩ	-3%	1	+3%	MHz
Frequency Setting Resistor Range	R <sub>FREQ</sub>		20		250	kΩ
SYNC Frequency Range			0.4		5	MHz
First Level OC Limit	I <sub>LIM</sub>		-15%	1.2	+15%	Α
First Level OCP	<b>+</b>	MPQ18913	-20%	1	+20%	ms
Blanking <sup>(6)</sup>	tocp	MPQ18913-A	-20%	20	+20%	ms
Short Circuit Protection Threshold	Isc	Fast off limit		6		А
Llicaum Timo (6)	tHICCUP	MPQ18913	-20%	12	+20%	- ms
Hiccup Time <sup>(6)</sup>		MPQ18913-A	-20%	120	+20%	
Dead-time <sup>(6)</sup>	t <sub>D</sub>		-20%	25	+20%	ns
Coff Chart Time (6)		MPQ18913		1		ms
Soft-Start Time <sup>(6)</sup>	tss	MPQ18913-A		20		ms
Thermal Shutdown	T <sub>SD</sub>			170		°C
Thermal Shutdown Hysteresis	$\DeltaT_{SD}$			20		°C


#### Note:

6) Derived from bench characterization, not production tested.

#### TYPICAL CHARACTERISTICS

Performance curves and waveforms are tested on the evaluation board.  $V_{IN} = 24V$ ,  $V_{OUT} = 24V$ ,  $T_A = 25$ °C, unless otherwise noted.






6

#### TYPICAL PERFORMANCE CHARACTERISTICS

VIN = 24V, IOUT=0.25A, TA = 25°C, unless otherwise noted.



 $I_{OUT} = 0.25A$ 



#### **Steady State**


 $I_{OUT} = 0A$ 

CH2: SW

6V/div.


CH4: I<sub>PRI</sub>

0.1A/div.




# Vin Turn On

MPQ18913




#### Vin Turn On

MPQ18913A




#### **EN Turn On**

MPQ18913



#### **EN Turn On**

MPQ18913A






### TYPICAL PERFORMANCE CHARACTERISTICS (continued)

VIN = 24V, IOUT=0.25A, TA = 25°C, unless otherwise noted.



# CH1:V<sub>IN</sub> 10V/div. CH2: SW 10V/div. CH3: V<sub>OUT</sub> 10V/div. CH4: I<sub>PRI</sub> 2A/div

#### **EN Turn Off**



5ms/div.

Output Short MPQ18913

CH1:FLT

CH2: SW


10V/div.

CH3: Vout

CH4: I<sub>PRI</sub>

3A/div.

4V/div.



### **Output Short Recovery**



CH1:FLT

CH2: SW


10V/div.

CH3: Vout 10V/div.

CH4: I<sub>PRI</sub>

3A/div.


4V/div.



5ms/div.



### **FUNCTIONAL BLOCK DIAGRAM**



**Figure 1: Functional Block Diagram** 

#### **OPERATION**

#### **Enable Control (EN/SYNC)**

The EN pin enables and disables the MPQ18913 power converter. When applying a voltage higher than the EN start up threshold the MPQ18913 is enabled and starts switching operation after a delay. The device is disabled when the EN voltage falls below the turn off threshold. EN pin is compatible with voltage up to 30V, for automatic startup, connect EN pin to VIN pin directly.

EN/SYNC pin can also be used for external clock synchronization. Connect a clock with a frequency between 400kHz to 1.67MHz to EN/SYNC pin, the internal clock will scale to be 1x, 3x the external clock while keep operating at 50% duty cycle. The scale factor is set by the resistance placed at the FREQ pin.

SYNC Freq Scale Factor		Resistance at FREQ Pin
1	0.4-1.5MHz	100k
3	1.5-5MHz	33.2k

#### **Under Voltage Lock Out**

MPQ18913 implements under voltage lock out (UVLO) on VIN and VCC pins separately. the Vin UVLO rising threshold is as low as 4.9V max so it allows for a direct start-up at wide Vin range.

Note the FLT pin will always be low in VIN or VCC UVLO states.

#### **Soft-Start of Power Converter**

Upon start-up, the switching frequency starts at 2 times the set frequency in order to limit the inrush current, and then gradually decreases to the set value.




Figure 2: Timing Diagram During Start-up

#### **Over Current & Short Circuit Protection**

The MPQ18913 implements a two levels over-current protection scheme on the power converter. First level OC is implemented by measuring the instantaneous current on the low side FET. When the current rises above the OC threshold, switching frequency will increase to limit the input current. If the OC condition persists for longer than 1ms, the part will stop switching, pull low the FLT pin and auto-retries after a waiting time  $t_{\text{HICCUP}}$ . Upon auto-retry, FLT pin will be released.




Figure 3: Timing Diagram During Over Current Event

The second level of the protection scheme (SCP) senses the instantaneous input current on high side FET. It is used to protect against the dead short from SW to GND.

#### **Over Voltage Protection**

When input voltage goes above the over voltage protection threshold, the converter immediately stops switching and pull low FLT. After the input voltage falls below the OVP threshold (with hysteresis), the part re-starts and releases FLT.

#### **Over Temperature Protection**

MPQ18913 consistently monitors the die temperature. When the die temperature goes over the thermal shutdown limit, the part stops switching and pulls low FLT. After the temperature falls back below thermal limit (with hysteresis), the part restarts and releases FLT.

#### **FLT Reporting**

FLT pin is an open-drain output. The FLT pin will be pulled low in the following conditions: Vin UVLO, Vcc UVLO, OCP hiccup/latch-off, SCP hiccup/latch-off, OVP, OTP.



### Table 1: FLT Reporting Function Table (7)

EN	$V_{in}$	V <sub>cc</sub>	FLT
X	Р	Р	Н
Х	UP	UP	L
L	Р	UP	L
L	UP	P <sup>(8)</sup>	L
Н	Р	UP <sup>(8)</sup>	L
Н	UP	P <sup>(8)</sup>	L

#### Note:

- L: Logic Low; H: Logic High; X: Irrelevant; P: Powered; UP: Unpowered, UVLO condition.
- 8) This operation can happen only when external  $V_{cc}$  bias is applied. It is not recommended to power  $V_{cc}$  when  $V_{in}$  is unpowered, or pull EN high when  $V_{in}$  is powered but  $V_{cc}$  is unpowered.

# APPLICATION INFORMATION COMPONENT SELECTION

#### **Selecting the Rectification Diodes**

Schottky diodes are recommended to minimize power losses and help achieve ZVS of MPQ18913, because Schottky diodes feature low forward voltage drop and fast recovery.

The current rating of the diodes can be calculated with Equation (1):

$$I_{\text{pk}} \approx \pi \times I_{\text{load}}$$
 (1)

#### **Selecting the Output Capacitor**

The output voltage ripple is determined by the value of capacitance and the gate charge of power device, e.g. SiC or IGBT. To maintain an acceptable voltage ripple,  $V_{\rm ripple}$ , the output capacitance for the two output voltage rails can be estimated with Equation (2):

$$C_{\text{out, positive rail}} = C_{\text{out, negative rail}} \ge \frac{Q_g}{V_{\text{ripple}}}$$
 (2)

If the capacitance of each rail needs to be larger than 22uF, MPQ18913A should be selected instead of MPQ18913 due to its longer soft start time.

#### **Selecting the Switching Frequency**

Higher switching frequency can reduce the size of transformer, but it will lead to larger transformer windings AC resistance, which limits the output power. The recommended switching frequency is as Equation (3):

$$F_{sw} = \begin{cases} 0.4 \text{MHz-} 0.75 \text{MHz}, P_{out} \leq 6W \\ 0.75 \text{MHz-} 2 \text{MHz}, P_{out} \leq 3W \\ 1.5 \text{MHz-} 5 \text{MHz}, P_{out} \leq 2W \end{cases}$$
 (3)

To setup the switching frequency, the FREQ resistor can be calculated as

$$R_{FREQ} = \frac{100k\Omega}{F_{sw}(MHz)}$$
 (4)

#### Selecting the Magnetizing Inductance of the Transformer

The design target of magnetizing inductance based on ZVS achievement can be calculated from equation (5).

$$L_{m} = \frac{\text{Dead Time}}{8 \times C_{SW} \times F_{SW}} = \frac{25 \text{ns}}{8 \times 0.17 \text{nF} \times F_{sw}}$$
(5)

If the magnetizing inductance is larger than the target, it does not have enough magnetizing current to achieve full ZVS. With the low input voltage and small parasitic capacitance on the switcher, partial ZVS will not raise concerns in thermal or electrical stress. If the magnetizing inductance is smaller than the design target, it will lead to more magnetizing current than needed, which results in extra conduction loss. Given the small  $R_{\rm ds,on}$  and a reasonable ACR of transformer, the conduction loss will not raise thermal concerns as well.

It is recommended that the magnetizing inductance be more than 10 times larger than leakage inductance, in order to decrease the output voltage's sensitivity to the tolerance of inductance and resonant capacitance.

#### **Selecting the Resonant Capacitor**

The value of resonant capacitor can be calculated with equation (6):

$$C_r = \frac{1}{4 \times \pi^2 \times L_r \times F_{sw}^2}$$
 (6)

Where the  $L_{\rm r}$  is the leakage inductance of the transformer, reflected to the primary side.




#### PCB LAYOUT GUIDELINES(9)


Efficient PCB layout is critical for standard operation and EMI performance. For the best results, refer to Figure 4 and follow the guidelines below:


- 1. Place the input capacitor, Vcc capacitor and BST capacitor as close to the corresponding pins as possible
- Place the FREQ resistor as close to the FREQ pin as possible. Use short and direct trace to connect the resistor to FREQ pin. The other terminal of FREQ resistor should be connected to AGND.
- 3. Connect AGND to power GND through single point connection.
- 4. Minimize the area of switch nodes on both primary side and secondary side to reduce EMI emission.
- 5. Place the input filter at the bottom layer to improve EMI performance.

#### Note:


The recommended layout is based on the typical application circuit (see Figure 5).

















Figure 4: Recommended PCB Layout



### TYPICAL APPLICATION CIRCUITS






Figure 5: VIN=24V, VOUT=+20V/-4V, 6W LLC with Input Voltage Start Up



#### **PACKAGE INFORMATION**


### QFN-10 (2mmx2.5mm)







#### **TOP VIEW**

**BOTTOM VIEW** 



#### **SIDE VIEW**






#### RECOMMENDED LAND PATTERN

#### NOTE:

- 1) THE LEAD SIDE IS WETTABLE.
- 2) ALL DIMENSIONS ARE IN MILLIMETERS.
- 3) LEAD COPLANARITY SHALL BE 0.08 MILLIMETERS MAX.
- 4) JEDEC REFERENCE IS MO-220.
- 5) DRAWING IS NOT TO SCALE.



#### **CARRIER INFORMATION**



Part Number	Package Description	Quantity/Reel	Quantity/Tube	Quantity/Tray	Reel Diameter	Carrier Tape Width	Carrier Tape Pitch
MPQ18913GRPE- AEC1 MPQ18913GRPE- A-AEC1	QFN-10 (2mmx2.5mm)	5000	N/A	N/A	13 in.	12 mm	8 mm

**NOTICE:** The information in this document is subject to change without notice. Please contact MPS for current specifications. Users should warrant and guarantee that third-party Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not assume any legal responsibility for any said applications.