MPQ4322C



36V, 2A, Ultra-Compact, Synchronous Step-Down Converter with 42V Load Dump, AEC-Q100 Qualified

DESCRIPTION

The MPQ4322C is a configurable-frequency (350kHz to 2.5MHz), synchronous, step-down switching converter with integrated internal high-side and low-side power MOSFETs (HS-FET and LS-FET, respectively). The device provides up to 2A of highly efficient output current (I_{OUT}) with peak current control mode.

The wide 3.3V to 36V input voltage (V_{IN}) range and 42V load dump tolerance accommodates a variety of step-down applications in automotive input environments. The 1 μ A shutdown current (I_{SD}) allows the converter to be used in batterypowered applications.

An open drain power good (PG) signal indicates the output is within 94.5% to 105.5% of its nominal voltage.

Frequency foldback prevents inductor current (I_{L}) runaway during start-up. Thermal shutdown provides reliable, fault-tolerant operation.

A high duty cycle and low-dropout (LDO) mode are provided for automotive cold-crank conditions.

The MPQ4322C is available in QFN-12 (2mmx3mm), QFN-12 (3mmx4mm), and QFN-14 (2.5mmx3.5mm) packages.

FEATURES

- Designed for Automotive Applications:
 42V Load Dump Tolerance
 - 42V Load Dump Tolerance
 Supports 3.1V for Cold Crank
 - Conditions
 - Up to 2A Continuous Output Current (I_{OUT})
 - \circ Wide 3.3V to 36V Operating Input Voltage (V_{IN}) Range
 - -40°C to +150°C Junction Temperature (T_J) Range (150°C Maximum)
 - o Available in AEC-Q100 Grade-1
- Increases Battery Life:
 - 1µA Shutdown Current (I_{SD})
- High Performance for Improved Thermals:
 - \circ 70m Ω /50m Ω Integrated MOSFETs
 - 65ns Minimum On Time (t_{ON_MIN})
 - \circ ~ 50ns Minimum Off Time (t_{OFF_MIN})
- Optimized for EMC/EMI Reduction:
 - Frequency Spread Spectrum (FSS) Modulation
 - o Symmetric VIN Pinout
 - CISPR25 Class 5 Compliant
 - 350kHz to 2.5MHz Configurable Switching Frequency (f_{SW})
 - o MeshConnect[™] Flip-Chip Package
- Additional Features:
 - Power Good (PG) Output
 - Forced Continuous Conduction Mode (FCCM)
 - Low-Dropout (LDO) Mode
 - Over-Current Protection with Hiccup Protection
 - Available in QFN-12 (2mmx3mm), QFN-12 (3mmx4mm), and QFN-14 (2.5mmx3.5mm) Packages
 - Available in a Wettable Flank Package


APPLICATIONS

- Automotive Infotainment Systems
- Automotive Clusters
- Advanced Driver Assistance Systems
- Industrial Power Systems

All MPS parts are lead-free, halogen-free, and adhere to the RoHS directive. For MPS green status, please visit the MPS website under Quality Assurance. "MPS", the MPS logo, and "Simple, Easy Solutions" are trademarks of Monolithic Power Systems, Inc. or its subsidiaries.



TYPICAL APPLICATION









Figure 2: Typical Application Circuit (Fixed Output)





Part Number* ⁽¹⁾	Package	Top Marking	MSL Rating**
MPQ4322CGDE-AEC1***	QFN-12 (2mmx3mm)	See Below	1
MPQ4322CGDE-5-AEC1***	QFN-12 (2mmx3mm)	See Below	1
MPQ4322CGLE-AEC1***	QFN-12 (3mmx4mm)	See Below	1
MPQ4322CGRHE-AEC1***	QFN-14 (2.5mmx3.5mm)	See Below	1

ORDERING INFORMATION

* For Tape & Reel, add suffix -Z (e.g. MPQ4322CGDE-AEC1-Z).

**Moisture Sensitivity Level Rating

***Wettable flank

Note:

1) Contact an MPS FAE for more details regarding the fixed-output versions.

TOP MARKING (MPQ4322CGDE-AEC1 and MPQ4322CGDE-5-AEC1)

BTT

YWW

LLLL

BTT: Production code Y: Year code WW: Week code LLLL: Lot number

TOP MARKING (MPQ4322CGLE-AEC1)

<u>Mpyw</u>
<u>4</u> 322
CLLL
Е

MP: MPS prefix Y: Year code W: Week code 4322C: Part number LLL: Lot number E: Wettable flank




TOP MARKING (MPQ4322CGRHE-AEC1)

BTP YWW LLL

BTP: Production code Y: Year code WW: Week code LLL: Lot number

PACKAGE REFERENCE





PIN FUNCTIONS

Pin # Name		Nomo	Description			
QFN-12	QFN-14	Name	Description			
1, 11	1, 13	PGND	Power ground.			
2, 10	3, 11	VIN	Input supply. The VIN pin supplies power to the internal control circuitry and the high-side MOSFET (HS-FET) connected to the SW pin. The two VIN pins are connected internally. Place a decoupling capacitor connected to PGND as close to each VIN pin as possible to minimize switching spikes.			
3	4	BOOT	Bootstrap. The BOOT pin is the positive power supply for the HS-FET driver connected to SW. Connect a bypass capacitor between the BOOT and SW pins.			
4	5	FREQ	Switching frequency. Connect a resistor between the FREQ pin and AGND to set the switching frequency (f_{SW}).			
5	6	VCC	Bias supply. The VCC pin is the output of the internal regulator that supplies power to the internal control circuitry and gate drivers. Place a >1 μ F decoupling capacitor connected to AGND close to VCC.			
6	7	AGND	Analog ground.			
7	8	FB	Feedback input. The FB pin is the negative input of the error amplifier (EA) (typically 0.8V). For the fixed output versions, connect FB to the output. For the adjustable output version, connect FB to the middle point of the external feedback divider between the output and the AGND pin to set the output voltage (V _{OUT}).			
8	9	PG	Power good output. The PG pin is an open-drain output. If PG is used, connect PG to a power source via a pull-up resistor. If V_{OUT} is between 94.5% and 105.5% of the nominal voltage, then PG goes high. If V_{OUT} exceeds 107% or drops below 93% of the nominal voltage, then PG goes low. Float PG if not used.			
9	10	EN	Enable. Pull EN above the 1.02V to turn the converter on; pull the EN pin below 0.85V to turn it off. EN does not require an internal pull-up or pull-down resistor. Do not float EN.			
12	14	SW	Switch node. The SW pin is the source of the HS-FET and the drain of the low-side MOSFET (LS-FET).			
N/A	2, 12	NC	Not connected. The NC pin can be tied to PGND.			



ABSOLUTE MAXIMUM RATINGS (2)

V_{IN} , V_{EN} 42V for automotive load dump ⁽³⁾
V _{IN} , V _{EN} 0.3V to +40V
V_{SW}
V _{BOOT} V _{SW} + 5.5V
V _{FREQ} , V _{CC} 5.5V
All other pins0.3V to +6V
Continuous power dissipation $(T_A = 25^{\circ}C)^{(4)}$
QFN-12 (2mmx3mm)
QFN-12 (3mmx4mm)3.6W ⁽⁹⁾
QFN-14 (2.5mmx3.5mm)3.7W ⁽¹⁰⁾
Operating junction temperature150°C
Lead temperature260°C
Storage temperature65°C to +150°C

ESD Ratings

Human body model (HBM)Class 2⁽⁵⁾ Charged device model (CDM).....Class C2b⁽⁶⁾

Recommended Operating Conditions

Input voltage (V _{IN})	3.3V to 36V
Minimum start-up V _{IN}	3.9V
Minimum V _{IN} after start-up	3.1V
Output voltage (V _{OUT})	0.8V to 0.95 x V _{IN}
Operating junction temp (T _J)	40°C to +150°C

Thermal Resistance θ_{JA} θ_{JC}

QFN-12 (2mmx3mm)			
JESD51-7 ⁽⁷⁾	60	7.3	. °C/W
EVQ4322C-D-00A ⁽⁸⁾	35.5	3.5	°C/W
QFN-12 (3mmx4mm)			
JESD51-7 ⁽⁷⁾	50	7.5	°C/W
EVQ4322C-L-00A ⁽⁹⁾	34.3	3.7	°C/W
QFN-14 (2.5mmx3.5mm)			
JESD51-7 ⁽⁷⁾	48.6	7.4	. °C/W
EVQ4322C-RH-00A (10)	33.6	3.6	°C/W

Notes:

- 2) Absolute maximum ratings are rated at room temperature, unless otherwise noted. Exceeding these ratings may damage the device.
- 3) Refer to ISO16750.
- 4) The maximum allowable power dissipation is a function of the maximum junction temperature T_J (MAX), the junction-toambient thermal resistance θ_{JA} , and the ambient temperature T_A. The maximum allowable continuous power dissipation at any ambient temperature is calculated by P_D (MAX) = (T_J (MAX) - T_A) / θ_{JA} . Exceeding the maximum allowable power dissipation can cause excessive die temperature, and the device may go into thermal shutdown. Internal thermal shutdown circuitry protects the device from permanent damage.
- 5) Per AEC-Q100-002.
- 6) Per AEC-Q100-011.
- 7) Measured on JESD51-7, 4-layer PCB. The values given in this table are only valid for comparison with other packages and cannot be used for design purposes. These values were calculated in accordance with JESD51-7, and simulated on a specified JEDEC board. They do not represent the performance obtained in an actual application.
- Measured on EVQ4322C-D-00A (8.3cmx8.3cm), 2oz copper thickness, 4-layer PCB.
- Measured on EVQ4322C-L-00A (8.3cmx8.3cm), 2oz copper thickness, 4-layer PCB.
- 10) Measured on ÉVQ4322C-RH-00A (8.3cmx8.3cm), 2oz copper thickness, 4-layer PCB.

ELECTRICAL CHARACTERISTICS

 V_{IN} = 12V, V_{EN} = 2V, T_J = -40°C to +150°C, typical values are calculated at T_J = 25°C, unless otherwise noted.

Parameter	Symbol	Condition	Min	Тур	Max	Units
Input Supply			•			
Input voltage (V _{IN}) under- voltage lockout (UVLO) rising threshold	Vin_uvlo_ rising		3.4	3.65	3.9	V
V _{IN} UVLO falling threshold	Vin_uvlo_ falling		2.6	2.9	3.1	V
VIN UVLO hysteresis	VIN_UVLO_HYS			750		mV
Quiescent current (11)	la	FCCM, no load		1200		μA
Shutdown current	Isd	$V_{EN} = 0V$		1	10	μA
V _{IN} over-voltage protection (OVP) rising threshold	V _{IN_OVP_} RISING		35.5	37.5	40	V
V _{IN} OVP falling threshold	VIN_OVP_ FALLING		34.5	36.5	39	V
VIN OVP hysteresis	VIN_OVP_HYS			1		V
MOSFETs and Frequency						
		$R_{FREQ} = 86.6 k\Omega$	332	415	498	kHz
Switching frequency	fsw	$R_{FREQ} = 34.8 k\Omega$	900	1000	1100	kHz
		$R_{FREQ} = 15k\Omega$	1980	2200	2420	kHz
Frequency spread spectrum (FSS)				±10		%
FSS modulation frequency				15		kHz
Minimum on time (11)	ton_min			65	80	ns
Minimum off time (11)	toff_min			50	70	ns
Maximum duty cycle	D _{MAX}		98	99.5		%
Cuitab looka a current				0.01	1	μA
Switch leakage current	Isw_lkg	$V_{SW} = V_{BOOT} = 0V \text{ or } V_{IN}, V_{EN} = 0V,$ $T_J = -40^{\circ}C \text{ to } +150^{\circ}C$		0.01	5	μA
High-side MOSFET (HS- FET) on resistance	R _{DS(ON)_} HS	V _{BOOT} - V _{SW} = 5V		70	130	mΩ
Low-side MOSFET (LS- FET) on resistance	Rds(on)_ls	V _{CC} = 5V		50	90	mΩ
Output and Regulation						
Feedback (FB) voltage	\/	$T_J = 25^{\circ}C$	0.794	0.8	0.806	V
(adjustable output version)	V _{FB}	$T_{\rm J} = -40^{\circ}{\rm C} \text{ to } +150^{\circ}{\rm C}$	0.79	0.8	0.81	V
Output voltage accuracy for		T _J = 25°C	4912	5000	5088	mV
the 5V fixed output version	Vout	$T_{J} = -40^{\circ}C \text{ to } +150^{\circ}C$	4887	5000	5113	mV
FB current		Adjustable output version		0	100	nA
	I _{FB}	Fixed output version		3.8		μA
Vout discharge current	IDISCHARGE	$V_{EN} = 0V$, $V_{OUT} = 0.3V$	2	4		mA

ELECTRICAL CHARACTERISTICS (continued)

 V_{IN} = 12V, V_{EN} = 2V, T_J = -40°C to +150°C, typical values are calculated at T_J = 25°C, unless otherwise noted.


Parameter	Symbol	Condition	Min	Тур	Max	Units	
Bootstrap (BOOT)	,			,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,			
BOOT to SW refresh rising threshold	VBOOT_RISING			2.5	2.9	V	
BOOT to SW refresh falling threshold	VBOOT_ FALLING			2.3	2.7	V	
BOOT to SW refresh hysteresis	VBOOT_HYS			0.2		V	
Enable (EN)							
EN rising threshold	VEN_RISING		0.97	1.02	1.07	V	
EN falling threshold	$V_{\text{EN}_{\text{FALLING}}}$		0.8	0.85	0.9	V	
EN threshold hysteresis	Ven_hys			170		mV	
Soft Start (SS) and VCC							
Soft-start time	tss	EN is high to SS is complete	3	5	7	ms	
VCC voltage	Vcc	I _{VCC} = 0A	4.7	5	5.3	V	
VCC regulation		Ivcc = 30mA		1		%	
VCC current Limit	ILIMIT_VCC	$V_{CC} = 4V$	50	70		mA	
Power Good (PG)							
		Vou⊤ rising, adjustable output	93	94.5	96		
PG rising threshold	M	Vou⊤ rising, fixed output	93	94.5	96.5		
(V _{FB} / V _{REF})	Vpg_rising	Vou⊤ falling, adjustable output	104	105.5	107	% of	
		V _{OUT} falling, fixed output	104	105.5	108		
		V _{OUT} falling, adjustable output	91.5	93	94.5	V_{REF}	
PG falling threshold	.,	Vout falling, fixed output	91.5	93	95		
(Vfb / Vref)	Vpg_falling	Vou⊤ rising, adjustable output	105.5	107	108.5	1	
		V _{OUT} rising, fixed output	105.5	107	109.5		
PG threshold hysteresis (V _{FB} / V _{REF})	Vpg_hys			1.5		% of V _{REF}	
PG output voltage (Vout) low	Vpg_low	ISINK = 1mA		0.1	0.3	V	
PG rising deglitch time	tpg_rising			70		μs	
PG falling deglitch time	tpg_falling			60		μs	
Protections							
HS-FET peak current limit	I _{LIMIT_HS}	30% duty cycle	2.7	3.4	4.6	А	
LS-FET valley current limit	LIMIT_LS		2	2.7	3.8	А	
LS-FET reverse current	IREVERSE			3		А	
Thermal shutdown (11)	T _{SD}		160	175	185	°C	
Thermal shutdown hysteresis ⁽¹¹⁾	T _{SD_HYS}			20		°C	

Note:

11) Guaranteed by design and characterization. Not tested in production.


TYPICAL CHARACTERISTICS

 V_{IN} = 12V, unless otherwise noted.





TYPICAL CHARACTERISTICS (continued)


 V_{IN} = 12V, unless otherwise noted.




TYPICAL PERFORMANCE CHARACTERISTICS









MonolithicPower.com MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2023 MPS. All Rights Reserved.






 V_{IN} = 12V, V_{OUT} = 5V, f_{SW} = 2.2MHz, L = 2.2 μ H, C_{OUT} = 22 μ F x 2, T_A = 25°C, unless otherwise noted.










CISPR25 Class 5 Peak Radiated Emissions

Horizontal, 30MHz to 1GHz















MPQ4322C Rev. 1.2 9/22/2023 MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2023 MPS. All Rights Reserved.


 $V_{IN} = 12V$, $V_{OUT} = 5V$, $f_{SW} = 2.2MHz$, $L = 2.2\mu$ H, $C_{OUT} = 22\mu$ F x 2, $T_A = 25^{\circ}$ C, unless otherwise noted.




Note:


12) The EMC test results are based on the typical application circuit with EMI filters (see Figure 17 on page 39).

 $V_{IN} = 12V$, $V_{OUT} = 5V$, $f_{SW} = 415$ kHz, $L = 10\mu$ H, $C_{OUT} = 47\mu$ F x 2, $T_A = 25^{\circ}$ C, unless otherwise noted.





Ρ






CISPR25 Class 5 Peak Radiated Emissions

















 $V_{IN} = 12V$, $V_{OUT} = 5V$, $f_{SW} = 415$ kHz, $L = 10\mu$ H, $C_{OUT} = 47\mu$ F x 2, $T_A = 25^{\circ}$ C, unless otherwise noted.




Note:


13) The EMC test results are based on the typical application circuit with EMI filters (see Figure 18 on page 40).








CH3: V_{IN} CH3: V_{IN} CH2: V_{OUT} CH4: IL CH1: V_{SW} CH1: V_{SW} CH1: V_{SW} CH2: V_{OUT} CH1: V_{SW} CH2: V_{OUT} CH















Shutdown through EN $I_{OUT} = 0A$ CH3: VEN CH2: VOUT CH4: IL CH1: Vsw 3 ° 1.56














CH3: VEN CH2: VOUT CH1: Vsw























 $V_{IN} = 12V$, $V_{OUT} = 5V$, $f_{SW} = 2.2MHz$, $L = 2.2\mu$ H, $C_{OUT} = 22\mu$ F x 2, $T_A = 25^{\circ}$ C, unless otherwise noted.





Low-Dropout Mode



































FUNCTION BLOCK DIAGRAMS




Figure 3: Functional Block Diagram (Adjustable Output)

FUNCTIONAL BLOCK DIAGRAMS (continued)




Figure 4: Functional Block Diagram (Fixed Output)



OPERATION

The MPQ4322C is a synchronous, step-down switching converter with integrated internal highside and low-side power MOSFETs (HS-FET and LS-FET, respectively). It can achieve up to 2A of highly efficient output current (I_{OUT}) with peak current control mode.

The device features a wide input voltage (V_{IN}) range, 350kHz to 2.5MHz configurable switching frequency (f_{SW}), internal soft start (SS), and precise current limit (I_{LIMIT}). The MPQ4322C'S low operational quiescent current (I_Q) makes it well-suited for battery-powered applications.

Pulse-Width Modulation (PWM) Control

At moderate to high output currents, the MPQ4322C operates with a fixed frequency, peak current control mode to regulate the output voltage (V_{OUT}). A PWM cycle is initiated by the internal clock. At the rising edge of the clock, the HS-FET turns on and remains on until the control signal reaches the value set by the internal COMP voltage (V_{COMP}).

If the HS-FET is off, then the LS-FET turns on and remains on until the next cycle starts or until the inductor current (I_L) drops below the reverse current ($I_{REVERSE}$) threshold. The LS-FET remains off for at least the minimum off time (t_{OFF_MIN}) before the next cycle starts.

If the current in the HS-FET cannot reach the value set by COMP within one PWM period, the HS-FET remains on and skips a turn-off operation. The HS-FET is forced off once it reaches the value set by V_{COMP} , or once its maximum on time (t_{ON_MAX}) (7µs) is complete. This mode extends the duty cycle, which achieves low dropout while $V_{IN} \approx V_{OUT}$.

Light-Load Operation

The MPQ4322C operates in forced continuous conduction mode (FCCM) to optimize efficiency under light-load and no-load conditions by controlling the switching frequency (f_{SW}) and lowering the output voltage ripple (ΔV_{OUT}). In FCCM, the device operates with a fixed frequency from no load to full loads.

Error Amplifier (EA)

The error amplifier (EA) compares the feedback (FB) voltage (V_{FB}) with the internal reference voltage (V_{REF}) (0.8V), and outputs a current

proportional to the difference between the two values. This current is then used to charge the compensation network to produce V_{COMP} . V_{COMP} provides the error used to control the power MOSFET's duty cycle.

During normal operation, the minimum V_{COMP} is clamped at 0.5V, and the maximum V_{COMP} is clamped at 2.5V. During shutdown, COMP is internally pulled down to AGND.

Frequency Spread Spectrum (FSS)

The MPQ4322C uses a 15kHz modulation frequency with a maximum 128-step triangular profile to spread the internal f_{SW} across a 20% (±10%) window. The steps vary with the set f_{SW} to ensure that the exact steps cycle by cycle (see Figure 5).




Figure 5: Frequency Spread Spectrum

Sidebands are created by modulating f_{SW} via the triangle modulation waveform. The emission power of the fundamental f_{SW} and its harmonics are reduced. This significantly reduces peak EMI noise.

Soft Start (SS)

Soft start (SS) is implemented to prevent V_{OUT} from overshooting during start-up. The soft-start time (t_{SS}) is fixed internally.

Once an SS is initiated, the soft-start voltage (V_{SS}) rises from 0V to 1.2V according to the internal slew rate. If V_{SS} drops below the internal V_{REF} (0.8V), then V_{SS} takes over and the EA uses V_{SS} as its reference. If V_{SS} exceeds V_{REF} , then the EA uses V_{REF} as its reference.

During start-up through EN, the first pulse occurs after about 830 μ s. The VCC voltage (V_{CC}) is regulated, the internal bias is charged, and the compensation network is charged. Then V_{OUT} ramps up and reaches its set value after 2.9ms. SS is complete after 1.5ms. PG is also be pulled high after a 70 μ s delay.



Pre-Biased Start-Up

If V_{FB} exceeds V_{SS} during start-up, this means that the output has a pre-biased voltage. Both the HS-FET and LS-FET remain off until V_{SS} exceeds V_{FB} .

Thermal Shutdown

Thermal shutdown prevents the device from operating at exceedingly high temperatures. If the die temperature exceeds the thermal shutdown threshold (about 175°C), then the device shuts down. Once the temperature drops below 155°C, the device initiates an SS to resume normal operation.

Peak and Valley Current Limits

Both the HS-FET and LS-FET feature cycle-bycycle current limiting. If I_L reaches the high-side peak current limit (I_{LIMIT_HS}) (typically 3.4A) while the HS-FET is on, then the HS-FET turns off to If the LS-FET is on, the next clock's rising edge is held until I_L drops below the low-side valley current limit (I_{LIMIT_LS}) (typically 2.7A). I_L drops to a sufficiently low value once the HS-FET turns on again. This prevents current runaway if an overload condition or short-circuit occurs.

Reverse Current Limit

The I_{REVERSE} direction flows from V_{OUT} to the SW node. The MPQ4322C has a 3A I_{REVERSE} limit (I_{REVERSE_LIMIT}). Once I_L reaches I_{REVERSE_LIMIT}, the LS-FET turns off and the HS-FET turns on. I_{REVERSE_LIMIT} prevents negative current from dropping low and damaging the components.

Short-Circuit Protection (SCP)

If the output is shorted to ground and V_{OUT} drops below 70% of its nominal voltage, then the part shuts down and discharges V_{SS} . Once V_{SS} is fully discharged, the device initiates an SS to resume normal operation. This hiccup process is repeated until the fault is removed.

Output Over-Voltage Protection (OVP) and Discharge

If V_{OUT} exceeds 130% of its nominal voltage, then the MPQ4322C shuts down. An internal 75 Ω discharge path between the FB to AGND pins discharges V_{OUT} . This discharge path is only active with a fixed output. The part resumes normal operation once V_{OUT} drops below 125% of its nominal voltage, and the discharge path is disabled.

For a fixed output, the V_{OUT} discharge path also activates if a shutdown through EN occurs while V_{CC} exceeds its under-voltage lockout (UVLO) rising threshold. Once V_{CC} drops below its UVLO falling threshold, the discharge path is deactivated.

Start-Up and Shutdown

If both V_{IN} and the EN voltage (V_{EN}) exceed their respective thresholds, then the IC starts up. The reference block starts up first to generate a stable V_{REF} and reference currents. Then the internal regulator turns on to provide a stable supply for the remaining circuitries.

Once the internal supply rail is up, then the internal circuits being normal operation. If the BOOT voltage (V_{BOOT}) does not reach its refresh rising threshold (about 2.5V), then the LS-FET turns on to charge BOOT. The HS-FET remains off during this charging period. Once an SS is imitated, V_{OUT} starts to ramp up slowly until it reaches its target voltage. V_{OUT} should reach its target voltage within 5ms.

Three events can shut down the chip: EN goes low, V_{IN} drops below its UVLO threshold, and thermal shutdown. During shutdown, the signaling path is blocked to avoid any fault triggering. Then V_{COMP} is pulled down, and the HS-FET turns off.

APPLICATION INFORMATION

Selecting the Input Capacitor (C_{IN})

The step-down converter has a discontinuous input current (I_{IN}) , and requires a capacitor to supply AC current to the converter while maintaining the DC V_{IN}. Use low-ESR capacitors for the best performance. Ceramic capacitors with X5R or X7R dielectrics are recommended due to their low ESR and small temperature coefficients.

For most applications, a 4.7μ F to 10μ F is sufficient. It is strongly recommended to use an additional lower-value capacitor (e.g. 0.1μ F) with a small package size (0603) to absorb highfrequency switching noise. Place the smaller capacitor as close to the VIN and AGND pins as possible.

Since the input capacitor (C_{IN}) absorbs the input switching current, it requires an adequate ripple current rating. The RMS current in C_{IN} (I_{CIN}) can be estimated with Equation (1):

$$I_{CIN} = I_{LOAD} \times \sqrt{\frac{V_{OUT}}{V_{IN}} \times (1 - \frac{V_{OUT}}{V_{IN}})}$$
(1)

The worst-case condition occurs at $V_{IN} = 2 \times V_{OUT}$, which can be calculated with Equation (2):

$$I_{CIN} = \frac{I_{LOAD}}{2}$$
(2)

For simplification, choose an input capacitor with an RMS current rating greater than half of the maximum load current (I_{LOAD_MAX}). C_{IN} can be electrolytic, tantalum, or ceramic. When using electrolytic or tantalum capacitors, add a small, high-quality ceramic capacitor (e.g. 0.1μ F) as close to the IC as possible. When using ceramic capacitors, ensure that they have enough capacitance to provide a sufficient charge to prevent excessive voltage ripple at the input. The input voltage ripple (ΔV_{IN}) caused by the capacitance can be estimated with Equation (3):

$$\Delta V_{IN} = \frac{I_{LOAD}}{f_{SW} \times C_{IN}} \times \frac{V_{OUT}}{V_{IN}} \times (1 - \frac{V_{OUT}}{V_{IN}})$$
(3)

V_{IN} Over-Voltage Protection (OVP)

The MPQ4322C stops switching once V_{IN} exceeds its over-voltage protection (OVP) rising threshold (37.5V). The device resumes normal regulation once V_{IN} drops below the over-voltage falling threshold (36.5V).

Floating Driver and Bootstrap (BST) Charging

The BOOT capacitor (C4) is recommended to be between 22nF to 100nF.

It is not recommended to place a resistor (R_{BOOT}) in series with C_{BOOT} , unless there is a strict EMI requirement. R_{BOOT} reduces EMI and voltage stress at high input voltages; however, it also generates additional power consumption and reduces efficiency. If necessary, choose R_{BOOT} to be below 4Ω .

The voltage between BOOT and SW (V_{BOOT}) is regulated to about 5V by the dedicated internal bootstrap regulator. If V_{BOOT} drops below its regulated value, then an N-channel MOSFET pass transistor connected between VCC and BOOT turns on to charge C_{BOOT} . The external circuit should provide enough voltage headroom to facilitate charging. If the HS-FET is ON, BOOT is higher than VCC so the bootstrap capacitor can't be charged.

At higher duty cycles, the time available to charge C_{BOOT} is shorter. C_{BOOT} may not be charged sufficiently since the external circuit does not have sufficient voltage or time to charge C_{BOOT} . External circuitry can ensure that V_{BOOT} remains within its normal operating range.

If V_{BOOT} exceeds its UVLO threshold, then the HS-FET turns off, and the LS-FET turns on. The LS-FET has a t_{OFF_MIN} to refresh V_{BOOT} via f_{SW}.

Setting the Switching Frequency (fsw)

 f_{SW} can be set via an external resistor (R_{FREQ}) connected between the FREQ and AGND pins (see the f_{SW} vs. R_{FREQ} curves on page 14 and page 15).

Connect R_{FREQ} between the FREQ and AGND pins, placed as close to the IC as possible. Table 1 shows the resistor values for different fsw.

Table 1: fsw vs. RFREQ							
R _{FREQ} (kΩ)	f _{sw} (kHz)	$R_{FREQ}(k\Omega)$	f _{sw} (kHz)				
100	355	30.1	1150				
93.1	385	26.1	1300				
86.6	415	22.6	1450				
80.6	450	20.5	1600				
75	480	19.6	1750				
68.1	520	17.8	1900				
59	600	16.2	2050				
51.1	700	15	2200				
40.2	850	14.3	2350				
34.8	1000	13.3	2500				

It is not possible to have both a high f_{SW} and a high V_{IN} due to the HS-FET's t_{MIN ON}. The control loop sets the maximum possible fsw as the set frequency automatically. This also reduces power loss. V_{OUT} is regulated by varying the duration of the HS-FET's off time (t_{OFF}), which reduces fsw.


The device is guaranteed to adhere to the HS-FET's minimum on time (t_{ON MIN}). This means that the device operates at the target f_{SW} for as long as possible, and f_{SW} changes only while the device is operating at a high V_{IN}. For more details, see the f_{SW} vs. V_{IN} curve on page 14, where $R_{FREQ} = 15k\Omega$ and $V_{OUT} = 3.3V$.


Selecting the Internal VCC Capacitor

It is recommended to use a 1µF VCC capacitor (C_{VCC}). Most of the internal circuitry is powered by the internal 5V VCC regulator. This regulator uses the VIN pin as its input to operate across the entire V_{IN} range. If V_{IN} exceeds 5V, then VCC is in full regulation. If V_{IN} drops below 5V, then the VCC output degrades.

Setting the Feedback (FB) Voltage

The external resistor divider $(R_5 + R_6)$ sets the output voltage (see Figure 6).





 R_6 can be calculated with Equation (4):

$$R_6 = \frac{R_5}{\frac{V_{OUT}}{0.8V} - 1}$$
(4)

With a fixed output, the FB resistor divider is integrated internally. This means that the FB pin must be connected to the output directly to set V_{OUT} . The following fixed outputs can be selected: 1V, 1.8V, 2.5V, 3V, 3.3V, 3.8V, and 5V (see Figure 7).




Figure 7: FB Network with Fixed Output

Table 2 shows the resistor values for different VOUT.

Table 2: RFB VS. VOUT						
V _{оυт} (V)	R _{FB1} (kΩ)	R _{FB2} (kΩ)				
1	64	256				
1.8	320	256				
2.5	544	256				
3	704	256				
3.3	800	256				
3.8	960	256				
5	1344	256				

Table 2: Rrs ve Vour

Power Good (PG) Indication

The PG resistor (R₇) should have a resistance of about 100kΩ. The MP4323 includes an opendrain power good (PG) output that indicates whether V_{OUT} is within its nominal range.

Connect PG to a logic high power source (e.g. 3.3V) via a pull-up resistor. If V_{OUT} is within 94.5% to 105.5% of the nominal voltage, then PG is pulled high. If V_{OUT} exceeds 107% or drops below 93% of the nominal voltage, then PG is pulled low. Float PG if not used.

Enable (EN) and Under-Voltage Lockout (UVLO) Protection

The enable (EN) pin is a digital control pin that turns the converter on and off.

Enable via External Logic High/Low Signal

If the EN voltage (V_{EN}) reaches 0.7V, then the



bottom gate (BG) turns on once V_{IN} exceeds 2.7V. BG turns on to provides an accurate V_{REF} for the V_{EN} threshold. Pull EN above 1.02V to turns the converter on; pull EN below 0.85V to turn it off. There is no internal pull-up or pull-down resistor connected to the EN pin. Do not float EN. An external pull-up or pull-down resistor is required if the control signal cannot give an accurate high or low logic.

Configurable V_{IN} UVLO Protection

The MPQ4322C has an internal, fixed UVLO threshold. The rising threshold is 3.65V, and the falling threshold is about 2.9V. For applications requiring a higher UVLO point, place an external resistor divider between the VIN and EN pins (see Figure 8).




Figure 8: Configurable UVLO via the EN Divider

The UVLO rising threshold can be calculated with Equation (5):

$$V_{\text{IN}_{\text{INUV}_{\text{RISING}}}} = (1 + \frac{R_1}{R_2}) \times V_{\text{EN}_{\text{RISING}}}$$
 (5)

Where $V_{EN_{RISING}}$ is 1.02V.

The UVLO falling threshold can be calculated with Equation (6):

$$V_{\text{IN}_{\text{INUV}_{\text{FALLING}}}} = (1 + \frac{R_1}{R_2}) \times V_{\text{EN}_{\text{FALLING}}}$$
 (6)

Where $V_{EN_{FALLING}}$ is 0.85V.

If EN is not used to turn the IC on and off, connect EN to a high voltage source (e.g. VIN) to turn the device on by default.

Selecting the Inductor and the Output Capacitors

The inductance (L) can be estimated with Equation (7):

$$L = \frac{V_{OUT}}{f_{SW} \times \Delta I_{L}} \times (1 - \frac{V_{OUT}}{V_{IN}})$$
(7)

Where ΔI_{L} is the peak-to-peak inductor ripple current.

For most applications, a 1µH to 10µH inductor with a DC current rating that exceeds at least 25% of I_{LOAD_MAX} is recommended. For higher efficiency, choose an inductor with a lower DC resistance. A larger-value inductor results in less ripple current and a lower output ripple voltage (ΔV_{OUT}); however, a larger-value inductor has a larger physical size, higher series resistance, and lower saturation current. A good rule to determine the inductance is to have the inductor ripple current be approximately 30% of the I_{LOAD_MAX} .

The peak inductor current $(I_{L_{PEAK}})$ can be calculated with Equation (8):

$$I_{L_{PEAK}} = I_{LOAD} + \frac{V_{OUT}}{2 \times f_{SW} \times L} \times (1 - \frac{V_{OUT}}{V_{IN}}) \quad (8)$$

Choose an inductor that does not saturate under I_{L_PEAK} .

 ΔV_{OUT} can be estimated with Equation (9):

$$\Delta V_{\text{OUT}} = \frac{V_{\text{OUT}}}{f_{\text{SW}} \times L} \times (1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}}) \times (R_{\text{ESR}} + \frac{1}{8 \times f_{\text{SW}} \times C_{\text{OUT}}})$$
(9)

The output capacitor (C_{OUT}) maintains the DC V_{OUT}. Use ceramic, tantalum, or low-ESR electrolytic capacitors for C_{OUT}. For the best results, use low-ESR capacitors to keep ΔV_{OUT} low.

When using ceramic capacitors, the capacitance dominates the impedance at f_{SW} and causes the majority of ΔV_{OUT} . For simplification, ΔV_{OUT} can be calculated with Equation (10):

$$\Delta V_{\text{OUT}} = \frac{V_{\text{OUT}}}{8 \times f_{\text{SW}}^{2} \times L \times C_{\text{OUT}}} \times (1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}}) \quad (10)$$

For tantalum or electrolytic capacitors, the ESR dominates the impedance at f_{SW} . For simplification, ΔV_{OUT} can be estimated with Equation (11):

$$\Delta V_{\text{OUT}} = \frac{V_{\text{OUT}}}{f_{\text{SW}} \times L} \times (1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}}) \times R_{\text{ESR}} \quad (11)$$

When selecting C_{OUT} , consider the allowed V_{OUT} overshoot if the load is suddenly removed. In this scenario, energy stored in the inductor is transferred to C_{OUT} , causing its voltage to rise. To achieve optimal overshoot relative to the

regulated voltage, C_{OUT} can be estimated with Equation (12):

$$C_{OUT} = \frac{I_{OUT}^{2} \times L}{V_{OUT}^{2} \times ((V_{OUTMAX} / V_{OUT})^{2} - 1)}$$
(12)

Where V_{OUTMAX} / V_{OUT} is the allowable maximum overshoot.

After calculating the capacitance that meets both

the ripple requirement and overshoot requirement, choose the larger of the two capacitances for application.

The characteristics of C_{OUT} also affect the stability of the regulation system. The MPQ4322C can be optimized for a wide range of capacitances and ESR values.

Design Guide

Table 3 shows the design guide index.

	Pin #	Nome	Commonant	Decime Cuide Index	
QFN-12	QFN-14	Name	Component	Design Guide Index	
1, 11	1, 13	PGND		Ground connection	
2, 10	3, 11	VIN	C1A, C1B, C1C, C1D	Selecting the input capacitors	
3	4	BOOT	R4, C4	Floating driver and bootstrap charging	
4	5	FREQ	R3	Setting f _{SW}	
5	6	VCC	C3	Setting the internal V _{cc}	
6	7	AGND		Ground connection	
7	8	FB	R5, R6	Feedback	
8	9	PG	R7	Power good indication	
9	10	EN	R1, R2	Enable (EN) and configuring UVLO	
12	14	SW	L1, C2A, C2B	Selecting the inductor and the output capacitors	
	2, 12	NC		No connection	

Table 3: Design Guide Index

MPQ4322C – 36V, 2A, SYNC BUCK CONVERTER W/ 42V LOAD DUMP, AEC-Q100

PCB Layout Guidelines (14)

0

0 p3

0

තු **ර ර**

0 0

0

0 0

0

0

0 0

0 0 0

ci ที่5

000

0

0

0

00

0

0

0

0

0

000

0 0

00

000

00

0 0

Efficient PCB layout is critical for stable operation, especially the placement of the input capacitor. A 4-layer layout is recommended to improve thermal performance. For the best results, refer to Figure 9 and follow the guidelines below:

- 1. Place the symmetric input capacitors as close to VIN and AGND as possible.
- 2. Use a large ground plane to connect PGND.
- 3. If the bottom layer is a ground plane, place multiple vias near PGND.
- 4. Connect the high-current paths (AGND and VIN) using short, direct, and wide traces.
- 5. To minimize high-frequency noise, place the ceramic input capacitors, especially the small-sized (0603) input bypass capacitor, as close to VIN and PGND as possible.

C1B

C1D

C1C

°CIA °

0

0

0

0

0

Top Silk and Top Layer

0000

 $\circ \circ \circ$

0

0

0

Õ

00

00

0

Mid-Layer 1

"멋도

oC2R

0

C2A

0

00

00

0/0

00

00

00

000

000

ōōō

00

0

0

0

o

0

O

C


m


0

- 6. Make the connection between the input capacitor and VIN as short and wide as possible.
- 7. Place the VCC capacitor as close to VCC and AGND as possible.
- 8. Route SW and BOOT away from sensitive analog areas, such as FB.
- 9. Place the feedback resistors as close to the IC as possible to make the FB trace as short as possible.
- 10. Use multiple vias to connect the power planes to the internal layers.

Note:

14) The recommended PCB layout is based on the typical application circuit in Figure 10 on page 35.





Bottom Layer and Bottom Silk



MPQ4322C Rev. 1.2 9/22/2023 MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2023 MPS. All Rights Reserved.



TYPICAL APPLICATION CIRCUITS




Figure 10: Typical Application Circuit with Bootstrap Resistor (R4) (Vout = 5V, fsw = 2.2MHz)




Figure 11: Typical Application Circuit (QFN-12, Vout = 3.3V, fsw = 2.2MHz)







Figure 12: Typical Application Circuit (QFN-12, Vout = 5V, fsw = 2.2MHz)










Figure 14: Typical Application Circuit (QFN-12, Vout = 5V, fsw = 415kHz)




Figure 15: Typical Application Circuit (QFN-12, 5V Fixed Output, fsw = 2.2MHz)






Figure 16: Typical Application Circuit (QFN-12, 5V Fixed Output, fsw = 415kHz)




Figure 17: Typical Application Circuit with EMI Filters (QFN-12, Vout = 5V, fsw = 2.2MHz)





Figure 18: Typical Application Circuit (QFN-12, VOUT = 5V, fsw = 415kHz with EMI Filters)




QFN-12 (2mmx3mm)


PACKAGE INFORMATION




TOP VIEW




BOTTOM VIEW











RECOMMENDED LAND PATTERN

NOTE:

1) THE LEAD SIDE IS WETTABLE.

2) ALL DIMENSIONS ARE IN MILLIMETERS.

3) LEAD COPLANARITIES SHALL BE 0.08

MILLIMETERS MAX.


4) JEDEC REFERENCE IS MO-220.


5) DRAWING IS NOT TO SCALE.




PACKAGE INFORMATION (continued)


QFN-12 (3mmx4mm) Wettable Flank





TOP VIEW






BOTTOM VIEW

SIDE VIEW

SECTION A-A



RECOMMENDED LAND PATTERN

NOTE:


 THE LEAD SIDE IS WETTABLE.
 ALL DIMENSIONS ARE IN MILLIMETERS.
 LEAD COPLANARITY SHALL BE 0.08 MILLIMETERS MAX.
 JEDEC REFERENCE IS MO-220.

5) DRAWING IS NOT TO SCALE.




QFN-14 (2.5mmx3.5mm)


PACKAGE INFORMATION (continued)




TOP VIEW




SIDE VIEW





BOTTOM VIEW




SECTION A-A


NOTE:

 THE LEAD SIDE IS WETTABLE.
 ALL DIMENSIONS ARE IN MILLIMETERS.
 LEAD COPLANARITIES SHALL BE 0.08 MILLIMETERS MAX.
 JEDEC REFERENCE IS MO-220.
 DRAWING IS NOT TO SCALE.

CARRIER INFORMATION

P





Part Number	Package Description	Quantity/ Reel	Quantity/ Tube	Quantity/ Tray	Reel Diameter	Carrier Tape Width	Carrier Tape Pitch
MPQ4322CGDE- AEC1-Z	QFN-12 (2mmx3mm)	5000	N/A	N/A	13in	12mm	8mm
MPQ4322CGDE-5- AEC1-Z	QFN-12 (2mmx3mm)	5000	N/A	N/A	13in	12mm	8mm
MPQ4322CGLE- AEC1-Z	QFN-12 (3mmx4mm)	5000	N/A	N/A	13in	12mm	8mm
MPQ4322CGRHE- AEC1-Z	QFN-14 (2.5mmx3.5mm)	5000	N/A	N/A	13in	12mm	8mm

REVISION HISTORY

Revision #	Revision Date	Description	Pages Updated
1.0	12/16/2021	Initial Release	-
1.1	7/15/2022	Updated the Ordering Information section and Top Marking to include the new part number (MPQ4322CGDE-33-AEC1).	3
		Added MPQ4322CGDE-33-AEC1-Z in the Carrier Information section.	44
		Added HS-FET peak current limit min/max value as 2.7A/4.6A; Added LS-FET valley current limit min/max value as 2A/3.8A.	8
		Updated recommended CBOOT to "22nF to 100nF"	30
		Update "P-channel MOSFET" to "N-channel MOSFET"	30
		Updated C4 from 100nF to 47nF in Figure 10 through Figure 20.	35–41
1.2	9/22/2023	Added QFN-12 (3mmx4mm) information in the Description, Features sections, Package Reference and Package Information sections	1, 4, 43
		 Remove the MPQ4322CGDE-33-AEC1, MPQ4322CGRHE-33-AEC1, and MPQ4322CGRHE- 5-AEC1 SKUs from the Ordering Information, Top Marking, and Carrier Information sections Added the MPQ4322CGLE-AEC1 SKU to the Ordering Information, Top Marking, and Carrier Information sections 	3, 45
		Removed "(2mmx3mm)" and "(2.5mmx3.5mm)" from the Pin Functions section and Table 3	5, 34
		Updated the Minimum start-up V _{IN} from "3.8V" to "3.9V" in the Recommended Operating Conditions section; added the QFN-12 (3mmx4mm) information to the Thermal resistance section; added Note 9	6
		Updated note numbers	6–8, 16–19, 34
		Added the FB current for the fixed output version and the output voltage accuracy for the 5V fixed output version in the Electrical Characteristics section	7
		Added the PG rising threshold and PG falling threshold for the fixed output version and adjustable output version in the Electrical Characteristics section	8
		Updated the referenced figure numbers and page numbers in Note 12 and Note 13	17, 19
		Removed Figure 13, Figure 14, Figure 17, Figure 18; added new Figure 15 and Figure 16	36–39

Notice: The information in this document is subject to change without notice. Please contact MPS for current specifications. Users should warrant and guarantee that third-party Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not assume any legal responsibility for any said applications.