

2316 STATIC READ ONLY MEMORY (2048x8)

DESCRIPTION

The 2316 high performance read only memory is organized 2048 words by 8 bits with access times of less than 350 ns. This ROM is designed to be compatible with all microprocessor and similar applications where high performance, large bit storage and simple interfacing are important design considerations.

The 2316 operates totally asynchronously. No clock input is required. The three programmable chip select inputs allow eight 16K ROMs to be OR-tied without external decoding.

Designed to replace two 2708 8K EPROMs, the 2316 can eliminate the need to redesign printed circuit boards for volume mask programmed ROMs after prototyping with EPROMs.

- 400mV Noise Immunity on Inputs
- 2048 x 8 Bit Organization
- Single +5 Volt Supply
- Access Time — 450 ns, 350 ns
- Totally Static Operation
- TTL Compatible
- Three-State Outputs for Wire-OR Expansion
- Three Programmable Chip Selects
- Pin Compatible with 2716 EPROM
- Replacement for two 2708s
- 2708/2716 EPROMS Accepted as Program Data Inputs


ORDERING INFORMATION

MXS 2316

FREQUENCY RANGE
NO SUFFIX = 450ns
A = 350ns

PACKAGE DESIGNATOR
C = CERAMIC
P = PLASTIC

PIN CONFIGURATION



ABSOLUTE MAXIMUM RATINGS

Ambient Temperature under Bias	°C to +70°C
Storage Temperature	-65°C to +150°C
Supply Voltage to Ground Potential	-0.5V to +7.0V
Applied Output Voltage	-0.5V to +7.0V
Applied Input Voltage	-0.5V to +7.0V
Power Dissipation	1.0W

COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

D. C. CHARACTERISTICS ($T_A = 0^\circ\text{C}$ to $+70^\circ\text{C}$, $V_{CC} = 5.0\text{V} \pm 5\%$, unless otherwise specified)

Symbol	Parameter	Min.	Max.	Units	Test Conditions
ICC1	Power Supply Current		100	mA	$V_{IN} = V_{CC}$, $V_O = \text{Open}$, $T_A = 0^\circ\text{C}$
ICC2	Power Supply Current		95	mA	$V_{IN} = V_{CC}$, $V_O = \text{Open}$, $T_A = 25^\circ\text{C}$
I _O	Output Leakage Current		10	μA	Chip Deselected, $V_O = 0$ to V_{CC}
I _I	Input Load Current		10	μA	$V_{CC} = \text{Max.}$ $V_{IN} = 0$ to V_{CC}
V _{OL}	Output Low Voltage		0.4	Volts	$V_{CC} = \text{Min.}$ $I_{OL} = 2.1\text{mA}$
V _{OH}	Output High Voltage	2.4		Volts	$V_{CC} = \text{Min.}$ $I_{OH} = -400\mu\text{A}$
V _{IL}	Input Low Voltage	-0.5	0.8	Volts	See Note 1
V _{IH}	Input High Voltage	2.0	$V_{CC}+1$	Volts	

A. C. CHARACTERISTICS ($T_A = 0^\circ\text{C}$ to $+70^\circ\text{C}$, $V_{CC} = 5.0\text{V} \pm 5\%$, unless otherwise specified)

Symbol	Parameter	2316		2316A		Units	Test Conditions
		Min.	Max.	Min.	Max.		
t _{ACC}	Address Access Time		450		350	ns	See Note 2
t _{CO}	Chip Select Delay		200		200	ns	
t _{DF}	Chip Deselect Delay		175		175	ns	
t _{OH}	Previous Data Valid After Address Change Delay	40		40		ns	

CAPACITANCE ($T_A = 25^\circ\text{C}$, $f = 1.0\text{MHz}$, See Note 3)


Symbol	Parameter	Min.	Max.	Units	Test Conditions
C _{IN}	Input Capacitance		8	pF	All Pins except Pin under
C _{OUT}	Output Capacitance		10	pF	Test Tied to AC Ground

Note 1: Input levels that swing more negative than -0.5V will be clamped and may cause damage to the device.


Note 2: Loading 1 TTL + 100 pF, input transition time: 20 ns
 Timing measurement levels: input 1.5V, output 0.8V and 2.0V.

Note 3: This parameter is periodically sampled and is not 100% tested.

TIMING DIAGRAMS







BLOCK DIAGRAM




HUMS

TYPICAL CHARACTERISTICS




PACKAGING DIAGRAM

CERAMIC PACKAGE



MOLDED PACKAGE



Commodore Semiconductor Group reserves the right to make changes to any products herein to improve reliability, function or design. Commodore Semiconductor Group does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others.