

MPS 23C32 STATIC READ ONLY MEMORY (4096x8)

23C32 STATIC READ ONLY MEMORY (4096x8)

DESCRIPTION

The 23C32 high performance read only memory is organized 4096 words by 8 bits with access times of less than 450 ns. This ROM is designed to be compatible with all microprocessor and similar applications where high performance, large bit storage and simple interfacing are important design considerations.


The 23C32 operates totally asynchronously. No clock input is required. The two programmable chip select inputs allow four 32K ROMS to be OR-tied without external decoding.

Designed to replace two 2716 16K EPROMS, the 23C32 can eliminate the need to redesign printed circuit boards for volume mask programmed ROMS after prototyping with EPROMS.

- 400mV Noise Immunity on Inputs
- 4096 x 8 Bit Organization
- Single +5 Volt Supply
- Access Time 450 ns
- Totally Static Operation
- TTL Compatible

- Three-State Outputs for Wire-OR Expansion
- Two Programmable Chip Selects
- Pin Compatible with 2716 & 2532 EPROM
- Replacement for 2716.
- 2708/2716 EPROMS Accepted as Program Data Inputs

| DERING INFORMATION: S 23C32 |
|--|
| PACKAGE DESIGNATOR C=CERAMIC P=PLASTIC |





ABSOLUTE MAXIMUM RATINGS

Ambient Temperature under Bias
Storage Temperature
Supply Voltage to Ground Potential
Applied Output Voltage
Applied Input Voltage

C to +70°C
-65 C to +150°C
-0.5V to +7.0V
-0.5V to +7.0V
-0.5V to +7.0V

COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

D. C. CHARACTERISTICS ($T_A = 0$ C to +70 C, $V_{CC} = 5.0$ V \pm 5%, unless otherwise specified)

| Symbol | Parameter | Min. | Max. | Units | Test Conditions |
|--------|----------------------------------|------|-------|-------|---|
| ICC | Power Supply Current | | 17 | mA | F = 1 MHz |
| ICCS | Stand-by Power Supply Current | | 10 | μΑ | Chip Deselected |
| 10 | Output Leakage Current | | 10 | μΑ | Chip Deselected |
| Ιį | Input Load Current | | 10 | μΑ | $V_{CC} = Max. Gnd \le V_{IN} \le V_{CC}$ |
| VOL | Output Low Voltage | | 0.4 | Volts | $V_{CC} = Min. IOL = 2.1 mA$ |
| Vон | Output High Voltage | 2.4 | | Volts | $V_{CC} = Min. I_{OH} = -400 \mu A$ |
| VIL | Input Low Voltage | -0.5 | 0.8 | Volts | See Note 1 |
| VIН | nput High Voltage | 2.0 | VCC+1 | Volts | |

A. C. CHARACTERISTICS (T_A = 0 C to +70 C, V_{CC} = 5.0V \pm 5%. unless otherwise specified)

| Symbol | Parameter | Min. | Max. | Units | Test Conditions |
|--------|--|------|------|-------|-----------------|
| tACC | Address Access Time | | 450 | ns | |
| tco | Chip Select Delay | | 200 | ns | |
| tDF | Chip Deselect Delay | | 100 | ns | See Note 2 |
| tОН | Previous Data Valid After Address Change Delay | 40 | | ns | |

CAPACITANCE $(T_A = 25^{\circ}C, f = 1.0 \text{MHz}, \text{See Note 3})$

| Symbol | Parameter | Min. | Max. | Units | Test Conditions |
|--------|--------------------|------|------|-------|---------------------------|
| CIN | Input Capacitance | | 8 | рF | All Pins except Pin under |
| COUT | Cutput Capacitance | | 10 | pF | Test Tied to AC Ground |


Note 1: Input levels that swing more negative than -0.5V will be clamped and may cause damage to the device.


Note 2: Loading 1 TTL + 100 pF, input transition time: 20 ns

Timing measurement levels: input 1.5V, output 0.8V and 2.0V.

Note 3: This parameter is periodically sampled and is not 100% tested.










PACKAGING DIAGRAM



COMMODORE SEMICONDUCTOR GROUP reserves the right to make changes to any products herein to improve reliability, function or design. COMMODORE SEMICONDUCTOR GROUP does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others.