



6510 MICROPROCESSOR WITH I/O

DESCRIPTION

The 6510 is a low-cost microcomputer system capable of solving a broad range of small-systems and peripheral-control problems at minimum cost to the user.

An 8-bit Bi-Directional I/O Port is located on-chip with the Output Register at Address 0 0 0 0 and the Data-Direction Register at Address 0 0 0 1. The I/O Port is bit-by-bit programmable.

The Three-State sixteen-bit Address Bus allows Direct Memory Accessing (DMA) and multiprocessor systems sharing a common memory.


The internal processor architecture is identical to the MOS Technology 6502 to provide software compatibility.

FEATURES OF THE 6510 ...

٠	8-Bit	Bi-Directional	I/O	Port

- Single + 5 volt supply
- N channel, silicon gate, depletion load technolo
- Eight bit parallel processing
- 56 Instructions
- Decimal and binary arithmetic
- Thirteen addressing modes
- True indexing capability .
- Programmable stack pointer
- Variable length stack .
- Interrupt capability
- 8 Bit Bi-Directional Data Bus
- Addressable memory range of up to 65K bytes
- Direct memory access capability
- Bus compatible with M6800
- Pipeline architecture
- 1 MHz and 2MHz operation
- Use with any type or speed memory

RES	1		40	Ø2 IN
Ø ₁ IN	2		39	R/W
IRQ	3		38	DB.
AEC	4		37	DB,
VCC	5		36	DB,
A	6		35	DB3
Α.	7		34	DB.
А,	8		33	DB₃
Α,	9		32	DB,
Α.	10	6510	31	DB,
Α.	11		30	P.
A	12		29	Ρ,
Α.	13		28	Ρ,
A,	14		27	Ρ,
A。	15		26	Р.
A ₁₀	16		25	Р,
Α.,	17		24	Р.
Α.,	18		23	Ρ,
Α.,	19		22	Á.,
VSS	20		21	A.,
				L





6510 CHARACTERISTICS


MAXIMUM RATINGS

RATING	SYMBOL	VALUE	UNIT
SUPPLY VOLTAGE	Vcc	-0.3 to +7.0	Vdc
INPUT VOLTAGE	Vin	- 0.3 to + 7.0	Vdc
OPERATING TEMPERATURE	TA	0 to + 70	۰c
STORAGE TEMPERATURE	TSTG	- 55 to + 150	۰c

This device contains input protection against damage due to high static voltages or electric fields; however, precautions should be taken to avoid application of voltages higher than the maximum rating.


ELECTRICAL CHARACTERISTICS (Vcc = $5.0V \pm 5\%$, Vss = 0, T_A = 0° to + 70°C)

CHARACTERISTIC	SYMBOL	MIN.	TYP.	MAX.	UNIT
input High Voltage					
Ø., Ø _{*(in)}	VIH	Vcc - 0.2	-	Vcc + 1.0V	Vdc
Input High Voltage					
RES, PP.IRQ, Data		Vss + 2.0	_	_	Vdc
Input Low Voltage					
Ø1, Ø2(in)	VIL	Vss - 0.3	-	Vss + 0.2	Vdc
RES, P ₀ -P ₇ IRQ, Data		-	-	Vss + 0.8	Vdc
Input Leakage Current					
$(V_{in} = 0 \text{ to } 5.25V, Vcc = 5.25V)$				0.5	
Logic	lin	-	-	2.5 100	μΑ μΑ
Ø1, Ø2(in)		-		100	μα
Three State (Off State) Input Current					
$(V_{in} = 0.4 \text{ to } 2.4\text{V}, \text{Vcc} = 5.25\text{V})$					
Data Lines	ITSI	_	_	10	μΑ
Output High Voltage					
$(I_{OH} = -100\mu Adc, Vcc = 4.75V)$					
Data, AO-A15, R/W, P₀-P,	VOH	Vss + 2.4	_	-	Vdc
Out Low Voltage					
$(I_{OL} = 1.6 \text{mAdc}, \text{Vcc} = 4.75 \text{V})$					
Data, A0-A15, R/W, P₀-P,	VOL	-		Vss + 0.4	Vdc
Power Supply Current	ICC	_	125		mA
Capacitance	с				pF
$V_{in} = O, T_A = 25^{\circ}C, f = 1MHz$					
Logic, P ₀ -P,	C _{in}		-	10	
Data		-	-	15	
AO-A15, R/W	Cout	-	-	12	
Øı	c _{Ø,}	_	30	50	
Ø,	CØ,	-	50	80	1



2-39

inCa⊖.





AC CHARACTERISTICS

1 MHz TIMING

2 MHz TIMING

ELECTRICAL CHARACTERISTICS (VCC = 5V \pm 5%, VSS = 0V, TA = 0° -70°C) Minimum Clock Frequency = 50 KHz

CLOCK TIMING

CHARACTERISTIC	SYMBOL	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	UNITS
Cycle Time	тсус	1000	- 1	_	500		-	ns
Clock Pulse Width Ø1 (Measured at VCC - 0.2V) Ø2	PWHØ1 PWHØ2	430 470	-	-	215 235	=	-	ns ns
Fall Time, Rise Time (Measured from 0.2V to VCC - 0.2V)	T _F , T _R	_	_	25	_	_	15	ns
Delay Time between Clocks (Measured at 0.2V)	т _D	0		_	0	_	_	ns

READ/WRITE TIMING (LOAD = 1TTL)

CHARACTERISTIC	SYMBOL	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	UNITS
Read/Write Setup Time from 6508	TRWS	-	100	300	_	100	150	ns
Address Setup Time from 6508	TADS		100	300	_	100	150	ns
Memory Read Access Time	TACC	-	-	575	-	-	300	ns
Data Stability Time Period	TDSU	100	-	-	50			ns
Data Hold Time-Read	THR		-	-				ns
Data Hold Time-Write	THW	10	30	_	10	30		ns
Data Setup Time from 6510	TMDS	-	150	200	-	75	100	ns
Address Hold Time	THA	10	30	-	10	30		ns
R/W Hold Time	THRW	10	30		10	30		ns
Delay Time, Address valid to Ø2 positive transition	TAEW	180	_	-				ns
Delay Time, Ø2 negative transition to Peripheral Data valid	TPDW	_	_	1			0.5	μS
Peripheral Data Setup Time	TPDSU	300	-	-				ns
Address Enable Setup Time	TAES		1	60			60	ns



SIGNAL DESCRIPTION

Clocks (\emptyset_1, \emptyset_2)

The 6510 requires a two phase non-overlapping clock that runs at the Vcc voltage level.

Address Bus (A₀·A₁₅)

The three state outputs are TTL compatible, capable of driving one standard TTL load and 130 pf.

Data Bus (D₀-D₇)

Eight pins are used for the data bus. This is a Bi-Directional bus, transferring data to and from the device and peripherals. The outputs are tri-state buffers capable of driving one standard TTL load and 130 pf.

Reset

This input is used to reset or start the microprocessor from a power down condition. During the time that this line is held low, writing to or from the microprocessor is inhibited. When a positive edge is detected on the input, the microprocessor will immediately begin the reset sequence.

After a system initialization time of six clock cycles, the mask interrupt flag will be set and the microprocessor will load the program counter from the memory vector locations FFFC and FFFD. This is the start location for program control.

After Vcc reaches 4.75 volts in a power up routine, reset must be held low for at least two clock cycles. At this time the R/W signal will become valid.

When the reset signal goes high following these two clock cycles, the microprocessor will proceed with the normal reset procedure detailed above.

Interrupt Request (IRQ)

This TTL level input requests that an interrupt sequence begin within the microprocessor. The microprocessor will complete the current instruction being executed before recognizing the request. At that time, the interrupt mask bit in the Status Code Register will be examined. If the interrupt mask flag is not set, the microprocessor will begin an interrupt sequence. The Program Counter and Processor Status Register are stored in the stack. The microprocessor will then set the interrupt mask flag high so that no further interrupts may occur. At the end of this cycle, the program counter low will be loaded from address FFFE, and program counter high from location FFFF, therefore transferring program control to the memory vector located at these addresses.

Address Enable Control (AEC)

The Address Bus is valid only when the Address Enable Control line is high. When low, the Address Bus is in a high-impedance state. This feature allows easy DMA and multiprocessor systems.

I/O Port (Po-Pz)

Eight pins are used for the peripheral port, which can transfer data to or from peripheral devices. The Output Register is located in RAM at Address 0001, and the Data Direction Register is at Address 0000. The outputs are capable at driving one standard TTL load and 130 pf.

Read/Write (R/W)

This signal is generated by the microprocessor to control the direction of data transfers on the Data Bus. This line is high except when the microprocessor is writing to memory or a peripheral device.



ADDRESSING MODES

ACCUMULATOR ADDRESSING—This form of addressing is represented with a one byte instruction, implying an operation on the accumulator.

NMO

IMMEDIATE ADDRESSING—In immediate addressing, the operand is contained in the second byte of the instruction, with no further memory addressing required.

ABSOLUTE ADDRESSING—In absolute addressing, the second byte of the instruction specifies the eight low order bits of the effective address while the third byte specifies the eight high order bits. Thus, the absolute addressing mode allows access to the entire 65K bytes of addressable memory.

ZERO PAGE ADDRESSING—The zero page instructions allow for shorter code and execution times by only fetching the second byte of the instruction and assuming a zero high address byte. Careful use of the zero page can result in significant increase in code efficiency.

INDEXED ZERO PAGE ADDRESSING—(X, Y indexing)—This form of addressing is used in conjunction with the index register and is referred to as "Zero Page, X" or "Zero Page, Y." The effective address is calculated by adding the second byte to the contents of the index register. Since this is a form of "Zero Page" addressing, the content of the second byte references a location in page zero. Additionally, due to the "Zero Page" addressing nature of this mode, no carry is added to the high order 8 bits of memory and crossing of page boundaries does not occur.

INDEXED ABSOLUTE ADDRESSING –(X, Y indexing) – This form of addressing is used in conjunction with X and Y index register and is referred to as "Absolute, X," and "Absolute, Y." The effective address is formed by adding the contents of X and Y to the address contained in the second and third bytes of the instruction. This mode allows the index register to contain the index or count value and the instruction to contain the base address. This type of indexing allows any location referencing and the index to modify multiple fields resulting in reduced coding and execution time. IMPLIED ADDRESSING—In the implied addressing mode, the address containing the operand is implicitly stated in the operation code of the instruction.

RELATIVE ADDRESSING—Relative addressing is used only with branch instructions and establishes a destination for the conditional branch.

The second byte of the instruction becomes the operand which is an "Offset" added to the contents of the lower eight bits of the program counter when the counter is set at the next instruction. The range of the offset is -128 to +127 bytes from the next instruction.


INDEXED INDIRECT ADDRESSING—In indexed indirect addressing (referred to as [Indirect, X]), the second byte of the instruction is added to the contents of the X index register, discarding the carry. The result of this addition points to a memory location on page zero whose contents is the low order eight bits of the effective address. The next memory location in page zero contains the high order eight bits of the effective address. Both memory locations specifying the high and low order bytes of the effective address must be in page zero.

INDIRECT INDEXED ADDRESSING — In indirect indexed addressing (referred to as [Indirect, Y]), the second byte of the instruction points to a memory location in page zero. The contents of this memory location is added to the contents of the Y index register, the result being the low order eight bits of the effective address. The carry from this addition is added to the contents of the next page zero memory location, the result being the high order eight bits of the effective address.

ABSOLUTE INDIRECT—The second byte of the instruction contains the low order eight bits of a memory location. The high order eight bits of that memory location is contained in the third byte of the instruction. The contents of the fully specified memory location is the low order byte of the effective address. The next memory location contains the high order byte of the effective address which is loaded into the sixteen bits of the program counter.

INSTRUCTION SET-ALPHABETIC SEQUENCE


ADC	Add Memory to Accumulator with Carry	LDA	Load Accumulator with Memory
AND	"AND" Memory with Accumulator	LDX	Load Index X with Memory
ASL	Shift left One Bit (Memory or Accumulator)	LDY	Load Index Y with Memory
BCC	Branch on Carry Clear	LSR	Shift One Bit Right (Memory or Accumulator)
BCS	Branch on Carry Set		
BEQ	Branch on Result Zero	NOP	No Operation
BIT	Test Bits in Memory with Accumulator	ORA	NOR" Manager and A
BMI	Branch on Result Minus	UHA	"OR" Memory with Accumulator
BNE	Branch on Result not Zero	PHA	Push Accumulator on Stack
BPL	Branch on Result Plus	PHP	Push Processor Status on Stack
BRK	Force Break	PLA	Pull Accumulator from Stack
BVC	Branch on Overflow Clear	PLP	Pull Processor Status from Stack
BVS	Branch on Overflow Set		
CLC	Clear Carry Flag	ROL	Rotate One Bit Left (Memory or Accumulator)
CLD	Clear Decimal Mode	ROR	Rotate One Bit Right (Memory or Accumulator)
CLI	Clear Interrupt Disable Bit	RTI	Return from Interrupt
CLV	Clear Overflow Flag	RTS	Return from Subroutine
CMP	Compare Memory and Accumulator	SBC	Subtract Memory from Accumulator with Borrow
CPX	Compare Memory and Index X	SEC	Set Carry Flag
CPY	Compare Memory and Index Y	SED	Set Decimal Mode
DEC	Decrement Memory by One	SEL	Set Interrupt Disable Status
DEX	Decrement index X by One	STA	Store Accumulator in Memory
DEY	Decrement Index X by One	STX	Store Index X in Memory
		STY	Store Index Y in Memory
EOR	"Exclusive-or" Memory with Accumulator		,
INC	Increment Memory by One	TAX	Transfer Accumulator to Index X
INX	Increment Index X by One	TAY	Transfer Accumulator to Index Y
INY	Increment Index Y by One	TSX	Transfer Stack Pointer to Index X
JMP	Jump to New Location	TXA	Transfer Index X to Accumulator
JSR	Jump to New Location Saving Return Address	TXS TYA	Transfer Index X to Stack Register
J0H	Jump to new cocation baying naturn Audress	IYA	Transfer Index Y to Accumulator



INSTRUCTION SET - OP CODES, Execution Time, Memory Requirements

COMPLEX NO. 1	STAUCTIONS	-		-		OLU	-	al H				CUN		-			UNC			UND).			AGE 8		A88.			18.7		ALLA			DIA			PAC				OND				
INEMONIC	OPERATION	<u> </u>			OP	N		-	N	1.1	OP	N	•	ΟP	<u> </u>		19	_					N		PN			N		PIN	1.	0	PIN	1.	0	9 I 1	1	'	N	1	c	1	D	Ś
A D C	A+M+C=A 11	1	2	2	6D	•	3	85	3	2			IT		Т	•	1	1 2	71	5	2	75	•	2 70	1	3	79	4	1	T	T	Г	Г	Т	1	Т	Т	Г	1	<i>(</i>	/			7
AND	AAMPA	po la	1	1.	20	4	3	26	3	2			H	· .	ł	: h	1	1 10	151		1	96	4	2 31	14	10	30	4	•	1	1	1		1					1	1			•	
ASL	c - 7 1 - 0	1	1								-	2	1.1		1	1	1	1	1	1	11			2 11		3	1			1		1	1			1	ł			1				
	BRANCH ON C-# I							· ·				÷					1							1		11	- 1							1	4	-L			2	2				
BCS	BRANCH ON C×1 (1)			11						11					- 1			1	1		11					11	- 1										ł			-				
		4	\vdash	H		⊢				1		-	H		-	+	+		+	+	+-+		-+		+	╇		-				_	+	+	╋	+	+	+	•	<u> </u>		<u> </u>		_
8 E O	BRANCH ON #=1 12					Ι.											1		1								_ 1	1	ľ	\$ 2	2		L	1		1								1
• I T	A N	1			SC.	•	3	24	3	21					1	- E		Ł	1		E					11		- 1				1				Ł		1	۳,	1	•	•	• •	м
B M I	BRANCH ON N #1 17									[]							1		[3	\$ 2	2				1	T								
	BRANCH ON B-# 4		Ł	11		1				11			H	- 1		- E	1		1		t I		11		1	11	- 1	- 1	k	4 2	12				1									
BPL	BRANCH ON N								1	11					1		1		Ł	L						11	- 1			9 2		1	Ł		1	1								
	(See Fig 1)	1	-	н		-	H			H	_	_	H	H	. 1	+	+	+	+	+	H		\vdash	+	+	↓ ∔	-	-+	÷	-	÷	+	+	+	+-	+	+	+	-			<u>-</u>		-
		Ι.		11		Ι.				11				"	1	1	1		1	Ł	11				1	11			1.	.1	1.		I.	1		1	1					÷		
	BRANCH ON V-1 U			11											1			1		Ł	ł				F	11				s 2	- 11		1		1		1		•	•	•	•	•	1
e v s	BRANCH ON V * 1 22	4								11					1		-1		Ł		H					11			7	8 2	2								•	•		•		
C L C	de-C									11			11	18	2	۰ŀ			1	Ł	H		11			11		- 1		ł		1	t	1						• •	۶.			
	# ►0	1		11		I '				! !				08	2	, I	1		1	L								1	1		1	1	1	1	1	1		1		. 1			٥	
	6m1	+-	H	Н	-	+	Н	\vdash		H	-				· .	֠	+	+	+-	+	+		H	+	+		-	-+	+	+	+	+	+	+	+	+	+	+				<u>a</u>	÷	-
		1		11						11							-1		1	1	11		IJ			11		1		1		1	Į.		1		1				• •	,		Ĵ
C L V	5 V	1	H							11				88	2	۱I	1	-E	1	I.	ŧ I		11			11													-	•			-	*
СМР	A-W !!!	C9	2	2			3		з	2					- 1	k	1 10	1 2	D١	ŀ	2	D5	41	2 D	^ 4	3	09	4 [3							1			1	1	1		1	
C P X	X-M	EØ	2	2	ΕĊ	i i	3	E4	3	2			11		- 1	1	-1		1	1	L I		11		1	11		1	1		-	1	1	1		1		1	1	1	1			5
C P Y	Y-M		2				3			5				1	- 1	1	-1		1	1	1					I I		f	1	1		1			1			1	1	1	1			
DEC	M-1=M	Ť	Ĥ					C6		ŀ,			H	-	-+	+	+	+	+-	+	+		H	2 01		3	-	-+	+	+	+	+-	+	+	+	+	+	+	÷				-	
1		1	11	11		ľ	ľ	~~	1	Ľ					_ 1	.	1		1	1		~	r	۰Ľ	٦Ľ.	11	- 1	. 1				1						1	1	÷.				
DEX	X-1=X	1				1								ᅅ			1		1	1	1		11		1	11		1	1						1				1	٢.	-	•	•	1
DEY	Y - 1 - Y	1				1				11				88	2	1	1		1		11		11			11				1						1			1	1		•		1
E O R	AVM#A ()	49	2	2	4D	4	3	45	3	2			11		- 1	4	• þ	1 2	51	1.	2	58		2 61		3	69	•	3								1		1	1	• •	•	·	
INC	M+1=M	1		11	EE		3			2					- 1		-1		1	1		FB		2 F	; 7	3		1	1	T		1					I	1	1	1				
	X+1=X	+	+	+-+		+	H			H		-	H	EB	2	, †	+	+	+	+	H	$ \rightarrow $	H	+	+	H		-+	-1	+	+	+	+	+	+	+	+	+	-	-				~
	Y+1=Y														- 1	1		1	1	1	11				1	11	. 1							1	1				2	1				
				11									11	-	1	١ŀ			1				ł			11							. I.	Ŀ.		t			٠	•				
JMP	JUMP TO NEW LOC	I I			4C	3	3			11					- 1		1	1		1						11			1			60	5	3	1					•			1	1
3 8 R	(See Fig. 2) JUMP SUB		Ł	1	36		3						11			- {			ŧ		11		11		1	H													•		•		•	
LOA	M+A (1)	49	2	2	AD	4	3	A5	3	2							1 1	2	81	5	2	85	4	2 80	> [4	3	89	4	3										1		•	,	•	÷
		-		÷1						H			-	-	-	+	+	+		۰		-		-	+	-	-	-	-	+	+	+	٠	+	÷	÷	÷	+				-		-
LOX		17	2		AE	•				2					-					E		- 1				l i	8E	4	3				ł	1	Be	6	1	2	1					1
LDY	Mm-Y (1)	10	2	2	AC	4	3	M	3	2			1		- 1						11	-	4	2 8	- 14	11						1	1	Ł		1	1		1	•		•	•	•
LSA	#= [1.1		11	48	0	3	48	5	2	44	2		- 1	-1	1	1	1	τ.	Ł	I F	56		2 51	: 17	31	- 1			1	1	1	1			1			ø	1	1			
	NO OPERATION													EA	2 1	. 1					11	- 1				11		1						1					1					
	AVM A	-	,	1. 1			. 1			. 1				~	- I	١,	. I.	2	ł.,	I.	1.1		.	2 10	. I.	3		. 1	3			1			1		1							
ORA		190	2	2	80	<u> </u>	3	\$ 5	3	2		_	_	_	-	<u> </u>	1	12	1.	P.	Ľ	15	-	2 11	· [*	1.1	14	•	3	+	+	╇	+	+	+-	+	+	+	-	-		·	÷	
РНА	APH 5-1PS	L		1		1				11					- 1	1			1		11					11									L	1			1					
P H P.	P=M 8-10-8		1	11		1				11				ب ر	3	١.	1		1		11		1			11			ł		L						1		•	•	•	•	•	
	SHIPS MAPA	1	1	11						11				68	4	١L		1	1		11	1			1	11		- 1		1		1	Т	1	1	1			1	1				
	8+1=8 Mg=P .			11		11				11				24		.1	1			1		1		+		11	1	- 1	1					i.		1	i.			REAT	TOA.	ED)		
AOL	97 1 100	1.1		11	2E				.		2A		. 1	I	1	1			١.	1	11	38	.	2 31	.,	3										÷			, "	7				
		-						58		Ľ	6A	2	-+	_	4	+	+	+-	+	+	+-+						_	-+	+	-	+	+	+	+	+	+	+	+	-	· .	-	-		_
AOR	•C	Ι.		11	6E	0	3	66	5	[²]	6A	2	1		1				1	1	H	76	•	2 71	۰ľ	3		1			1	1			1	1	1	1	1		•	•	•	
н т. і.	(See Fig1) ATRN BUT	1	1	l I	i I	11				1					• [١.		ł	1	1	11		1		1	11				Į.		1	1	1	1	1			e	REal	IORI	EO)		
RTS	(See Fig 2) RTRN SUB	1	1	11						11				68	•	۱[1	1	11			1	1			1			1	L			1	1	1			•				
			۱.	1. 1	60	۱.		26	h.	11		1			÷	j.	, İs	1 2	le.	1.	ادا	P6	. 1	2 51	4	1.1	ارم	۰İ			Ł		+	1	ŧ	1				10	3) -			÷
S E C	1=0	1	Ľ	۴I	1	1	1		r 1	11				38	2	٠ľ	1	Ŧ	Ľ	£.	11	1-	11	1	ľ	11	- 1	1			1		1	1	1	1	1		÷.		Ċ.			Ĵ
	-	1								11						11			1		11					11	- 1								1				1		•			
SEO	110	1	L												2	1			1		L			_	+	\downarrow	_	_	+	-	4-	+	+	+	+	+	+	+				÷	1	
8 8 1	10-1		ſ	П		П								78	21	١T	Т	Т	Г	Г	П		T	Т	Г	П		Т	T	Т	Т	Ľ	T	Т	1	Ŧ	T	T	•	• 7	• 7	•	•	-
STA	APM	1	E		eD	4	3	65	3	2		11					1 0	1 2	191	8	2	95	4	2 90	5	3	99	5	3			1			1							-		÷
	X	1	Ŀ.,			4			E	2		1.1			ł	Ŧ	-F	Т	Ľ	£.	F			T	T.	11					1	1		I.		• •		21						
5 T Y	YEM	1	1		aC.					2	·	r I			- İ	1			1	1	11	94		2		11					Ł	1	ł	E	1	T	Ľ	1			. '			
		1			aC.	1* 1	1	94	1	ľ									1		11	~	1	•		11									1		1							
ТАХ	A=X	L	L	L						L		L			2	۱.			1	L	Ш				1				\perp	1	1		\perp						1	1		:	•	
7	A+4	Г		П						П				AØ .	21	۰T	Т	Т	Г	Г	П		П	T	T	П		Т	Т	Т	Ŧ	Г	Т	T	Г	Т	Т	Т	1	1	- 1	•		•
твх	s ⊨x	I	Ľ	11						11		1		84	2	•	-1	1	1	1	11		1			1								1	1				1	1				
TXA	XmA	1	1	łł	1.1					1		1		an İ	,	,1	1	1	£	Ł	11				÷	1		1	1	1		Ł	1	-	1		ł	1			•			
	x=5		1	f I						11			1	-	;		ł		1	1	11					11		1	1	1	1	1	1	1	1			1	2	2				
										11		1	- 1		: 1	11			1		11					11				1					1	1			,	2				Ĵ
TYA	YPA	L	L	ш		1			L.,	ш				¥8]	1	1		_L_	1		П				1	L		_1	1	1.	Т	1	1	1	1	1	1	⊥	-	<u> </u>				_
	TO N IF PAGE BOUND			-		n						18	-	• •									٠	ADD						XCLI	ISP	-	P				NO	CY	CLE	9				
	TO N IF BRANCH OCC	UAS	10	SAN	IE P	AGE	PA/	1 F			۲		DE											SUB	RAC	1				ODI					•		NO	BAI	1ES					
														MU																														
(2) ADD 1 1 ADD 2												•	ucu	MO									۸	AND						OT A														
(2) ADD 1 1 ADD 2 1 (3) CARRY	NOT=BORROW										ŝ						EC	IVE	ADD	RES	\$			OR						EMO														
2) ADD 1 1 ADD 2 3) CARRY		SIN	VALI	D									EM	ORY	PEF	EFF					s								1, N)RY	BIT	1											

Note: Commodore Semiconductor Group cannot assume liability for the use of undefined OP Codes



HICRC.