
# 1100W, 50V High Power RF LDMOS FETs

## **Description**

The MQ051K1VPX is a 1100-watt capable, high performance, unmatched LDMOS FET, designed for wide-band commercial and industrial applications with frequencies HF to 0.5 GHz.

It is featured for high power and high ruggedness, suitable for Industrial, Scientific and Medical application, as well as FM radio, VHF TV and Aerospace applications.



•Typical Performance (On Innogration narrow band fixture with device soldered):

 $V_{DD} = 52 \text{ Volts}$ ,  $I_{DQ} = 100 \text{ mA}$ , Pulse CW, Pulse Width=100 us, Duty cycle=10%.

Frequency	G <sub>P</sub> (dB)	P <sub>SAT</sub> (W)	η <sub>D</sub> @P <sub>SAT</sub> (%)
325 MHz	20.5	1122	70.6

•Typical Performance (On Innogration narrow band fixture with device soldered): V<sub>DD</sub> = 52 Volts, I<sub>DQ</sub> = 100 mA, CW.

Frequency	Gp (dB)	P <sub>SAT</sub> (W)	η <sub>D</sub> @P <sub>SAT</sub> (%)
325 MHz	20.1	1023	70.3

• Capable of Handling >10:1 VSWR, @ 52Vdc, 325 MHz,1100 Watts Pulse CW Output Power Designed for Enhanced Ruggedness.

#### **Features**

- High Efficiency and Linear Gain Operations
- Integrated ESD Protection
- · Internally Matched for Ease of Use
- Large Positive and Negative Gate/Source Voltage Range for Improved Class C Operation
- Excellent thermal stability, low HCI drift
- Compliant to Restriction of Hazardous Substances (RoHS) Directive 2002/95/EC

#### **Table 1. Maximum Ratings**

Rating	Symbol	Value	Unit
DrainSource Voltage	V <sub>DSS</sub>	115	Vdc
GateSource Voltage	$V_{\sf GS}$	-10 to +10	Vdc
Operating Voltage	$V_{DD}$	+52	Vdc
Storage Temperature Range	Tstg	-65 to +150	°C
Case Operating Temperature	T <sub>c</sub>	+150	°C
Operating Junction Temperature	T,	+225	°C

#### **Table 2. Thermal Characteristics**

Characteristic	Symbol	Value	Unit
Thermal Resistance, Junction to Case, Case Temperature	Rejc	0.16	°C // /
80°C, 1200W Pulse CW, 50 Vdc, IDQ = 100 mA	KejC	0.16	°C/W

# MQ051K1VPX LDMOS TRANSISTOR Document Number: MQ051K1VPX Preliminary Datasheet V1.0

#### **Table 3. ESD Protection Characteristics**

Test Methodology	Class
Human Body Model (per JESD22A114)	Class 2

#### Table 4. Electrical Characteristics (TA = 25 C unless otherwise noted)

Characteristic	Symbol	Min	Тур	Max	Unit
DC Characteristics					
Drain-Source Breakdown Voltage		110			٧
(V <sub>GS</sub> =0V; I <sub>D</sub> =100uA)	V <sub>DSS</sub>	110	<u>——</u>		V
Zero Gate Voltage Drain Leakage Current				10	^
$(V_{DS} = 50 \text{ V}, V_{GS} = 0 \text{ V})$	I <sub>DSS</sub>			10	μА
GateSource Leakage Current	I <sub>GSS</sub>			1	^
$(V_{GS} = 6 \text{ V}, V_{DS} = 0 \text{ V})$					μΑ
Gate Threshold Voltage	$V_{GS}(th)$		1.6		V
$(V_{DS} = 50V, I_{D} = 600 \text{ uA})$	V <sub>GS</sub> (III)		1.0		V
Gate Quiescent Voltage	V <sub>GS(Q)</sub>	2.1	2.6	3.1	V
$(V_{DD} = 50 \text{ V}, I_{DQ} = 100 \text{ mA}, \text{ Measured in Functional Test})$	V <sub>GS(Q)</sub>	2.1	2.0	3.1	V


Functional Tests (In Innogration Demo-1030MHz, 50 ohm system) :  $V_{DD} = 52 \text{ Vdc}$ ,  $I_{DQ} = 100 \text{ mA}$ , f = 325 MHz, Pulse CW Signal Measurements. (Pulse Width=100 μs, Duty cycle=10%)

Power Gain @ P <sub>SAT</sub>	Gp		20.5		dB
Saturated Output Power	P <sub>SAT</sub>		1122		W
Drain Efficiency @ P <sub>SAT</sub>	η <sub>D</sub>		70.6		%
Input Return Loss	IRL	——	-7	——	dB

# MQ051K1VPX LDMOS TRANSISTOR Document Number: MQ051K1VPX Preliminary Datasheet V1.0

# **Package Outline**

Flanged ceramic package; 2 mounting holes; 4 leads (1, 2—DRAIN, 3, 4—GATE, 5—SOURCE)



UNIT	A	b	С	D	D <sub>1</sub>	е	E	E <sub>1</sub>	F	Н	H <sub>1</sub>	L	р	Q	q	U <sub>1</sub>	U <sub>2</sub>	W <sub>1</sub>	$W_2$	W <sub>2</sub>
	4.7	11.81	0.18	31.55	31.52	40.70	9.50	9.53	1.75	17.12	25.53	3.48	3.30	2.26	05.50	41.28	10.29	0.05	0.54	0.05
mm	4.2	11.56	0.10	30.94	30.96	13.72	9.30	9.27	1.50	16.10	25.27	2.97	3.05	2.01	35.56	41.02	10.03	0.25	0.51	0.25
	0.185	0.465	0.007	1.242	1.241	0.540	0.374	0.375	0.069	0.674	1.005	0.137	0.130	0.089	4 400	1.625	0.405	0.04	0.00	0.04
inches	0.165	0.455	0.004	1.218	1.219	0.540	0.366	0.365	0.059	0.634	0.995	0.117	0.120	0.079	1.400	1.615	0.395	0.01	0.02	0.01

OUTLINE		REFERENCE		EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	JEITA	PROJECTION	IOOOL DATE
PKG-D4E					03/12/2013

# **MQ051K1VPX LDMOS TRANSISTOR**

Document Number: MQ051K1VPX Preliminary Datasheet V1.0

### **Revision history**

#### Table 5. Document revision history

Date	Revision	Datasheet Status
2018/04/20	Rev 1.0	Preliminary Datasheet

### Disclaimers

Specifications are subject to change without notice. Innogration believes the information contained within this data sheet to be accurate and reliable. However, no responsibility is assumed by Innogration for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Innogration . Innogration makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose. "Typical" parameters are the average values expected by Innogration in large quantities and are provided for information purposes only. These values can and do vary in different applications and actual performance can vary over time. All operating parameters should be validated by customer's technical experts for each application. Innogration products are not designed, intended or authorized for use as components in applications intended for surgical implant into the body or to support or sustain life, in applications in which the failure of the Innogration product could result in personal injury or death or in applications for planning, construction, maintenance or direct operation of a nuclear facility. For any concerns or questions related to terms or conditions, pls check with Innogration and authorized distributors Copyright © by Innogration (Suzhou) Co.,Ltd.