FEDR27T12800J-02-07
Issue Date: Jul. 9, 2004

OKI Semiconductor

MR27T12800J

8M–Word × 16–Bit or 16M–Word × 8–Bit P2ROM

FEATURES

·8,388,608-word × 16-bit/16,777,216-word × 8-bit electrically switchable configuration

· Access time
  · MR27T12800J-xxxTN, MR27T12800J-xxxTY
    · 2.7 V to 3.6 V power supply 90 ns MAX
  · MR27T12800J-xxxTNE , MR27T12800J-xxxTYE
    · 2.7 V to 3.0 V power supply 120 ns MAX
    · 3.0 V to 3.6 V power supply 100 ns MAX

· Operating current 25 mA MAX(5MHz)
· Standby current 10 µA MAX
· Input/Output TTL compatible
· Three-state output

PACKAGES

· MR27T12800J-xxxTN , MR27T12800J-xxxTNE
  48-pin plastic TSOP (TSOP I 48-P-1220-0.50-1K)

· MR27T12800J-xxxTY, MR27T12800J-xxxTYE
  48-pin plastic TSOP (TSOP I 48-P-1220-0.50-L)

P2ROM ADVANCED TECHNOLOGY

P2ROM stands for Production Programmed ROM. This exclusive Oki technology utilizes factory test equipment for programming the customers code into the P2ROM prior to final production testing. Advancements in this technology allows production costs to be equivalent to MASKROM and has many advantages and added benefits over the other non-volatile technologies, which include the following;

- **Short lead time**, since the P2ROM is programmed at the final stage of the production process, a large P2ROM inventory "bank system" of un-programmed packaged products are maintained to provide an aggressive lead-time and minimize liability as a custom product.
- **No mask charge**, since P2ROMs do not utilize a custom mask for storing customer code, no mask charges apply.
- **No additional programming charge,** unlike Flash and OTP that require additional programming and handling costs, the P2ROM already has the code loaded at the factory with minimal effect on the production throughput. The cost is included in the unit price.
- **Custom Marking is** available at no additional charge.
- **Pin Compatible with Mask ROM**

PIN CONFIGURATION (TOP VIEW)

MR27T12800J-xxxTN
MR27T12800J-xxxTNE



MR27T12800J-xxxTY
MR27T12800J-xxxTYE



48TSOP(Type-I)

BLOCK DIAGRAM



In 8-bit output mode, these pins are placed in a high-Z state and pin D15 functions as the A-1 address pin.

PIN DESCRIPTIONS

Pin name	Functions
D15 / A–1	Data output / Address input
A0 to A22	Address inputs
D0 to D14	Data outputs
CE#	Chip enable input
OE#	Output enable input
BYTE#	Word / Byte select input
V_{CC}	Power supply voltage
V_{SS}	Ground

FUNCTION TABLE

Mode	CE#	OE#	BYTE#	V_{CC}	D0 to D7	D8 to D14	D15/A–1
Read (16-Bit)	L	L	H	2.7 V to 3.6 V	D_{OUT}		
Read (8-Bit)	L	L	L		D_{OUT}	Hi–Z	L/H
Output disable	L	H	H		Hi–Z		
			L				*
Standby	H	*	H		Hi–Z		
			L				*

*: Don't Care (H or L)

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Condition	Value	Unit
Operating temperature under bias	Ta	—	0 to 70	°C
Storage temperature	Tstg		–55 to 125	°C
Input voltage	V_I	relative to V_{SS}	–0.5 to V_{CC}+0.5	V
Output voltage	V_O		–0.5 to V_{CC}+0.5	V
Power supply voltage	V_{CC}		–0.5 to 5	V
Power dissipation per package	P_D	Ta = 25°C	1.0	W
Output short circuit current	I_{OS}	—	10	mA

RECOMMENDED OPERATING CONDITIONS

(Ta = 0 to 70°C)

Parameter	Symbol	Condition	Min.	Typ.	Max.	Unit
V_{CC} power supply voltage	V_{CC}	V_{CC} = 2.7 to 3.6 V	2.7	—	3.6	V
Input "H" level	V_{IH}		2.2	—	V_{CC}+0.5*	V
Input "L" level	V_{IL}		–0.5**	—	0.6	V

Voltage is relative to V_{SS}.
* : Vcc+1.5V(Max.) when pulse width of overshoot is less than 10ns.
** : -1.5V(Min.) when pulse width of undershoot is less than 10ns.

PIN CAPACITANCE

(V_{CC} = 3.0 V, Ta = 25°C, f = 1 MHz)

Parameter	Symbol	Condition	Min.	Typ.	Max.	Unit
Input	C_{IN1}	V_I = 0 V	—	—	8	pF
BYTE#	C_{IN2}		—	—	200	
Output	C_{OUT}	V_O = 0 V	—	—	10	

ELECTRICAL CHARACTERISTICS

DC CHARACTERISTICS

(V_{CC} = 2.7 to 3.6 V, Ta = 0 to 70°C)

Parameter	Symbol	Condition	Min.	Typ.	Max.	Unit
Input leakage current	I_{LI}	V_I = 0 to V_{CC}	—	—	5	µA
Output leakage current	I_{LO}	V_O = 0 to V_{CC}	—	—	5	µA
V_{CC} power supply current (Standby)	I_{CCSC}	CE# = V_{CC}	—	—	10	µA
	I_{CCST}	CE# = V_{IH}	—	—	1	mA
V_{CC} power supply current (Read)	I_{CCA}	CE# = V_{IL}, OE# = V_{IH} f=5MHz			25	mA
Input “H” level	V_{IH}	—	2.2	—	V_{CC}+0.5*	V
Input “L” level	V_{IL}	—	–0.5**	—	0.6	V
Output “H” level	V_{OH}	I_{OH} = –1 mA	2.4	—	—	V
Output “L” level	V_{OL}	I_{OL} = 2 mA	—	—	0.4	V

Voltage is relative to V_{SS}.

* : Vcc+1.5V(Max.) when pulse width of overshoot is less than 10ns.

** : -1.5V(Min.) when pulse width of undershoot is less than 10ns.

AC CHARACTERISTICS

- MR27T12800J-xxxTN, MR27T12800J-xxxTY (V_{CC} = 2.7 to 3.6 V, Ta = 0 to 70°C)

Parameter	Symbol	Condition	Min.	Max.	Unit
Address cycle time	t_C	—	90	—	ns
Address access time	t_{ACC}	CE# = OE# = V_{IL}	—	90	ns
CE# access time	t_{CE}	OE# = V_{IL}	—	90	ns
OE# access time	t_{OE}	CE# = V_{IL}	—	30	ns
Output disable time	t_{CHZ}	OE# = V_{IL}	0	20	ns
	t_{OHZ}	CE# = V_{IL}	0	20	ns
Output hold time	t_{OH}	CE# = OE# = V_{IL}	0	—	ns

- MR27T12800J-xxxTNE, MR27T12800J-xxxTYE (V_{CC} = 2.7 to 3.6 V, Ta = 0 to 70°C)

Parameter	Symbol	Condition	Min.	Max.	Unit
Address cycle time	t_C	—	120(V_{CC} = 2.7 to 3.0 V) 100(V_{CC} = 3.0 to 3.6 V)	—	ns
Address access time	t_{ACC}	CE# = OE# = V_{IL}	—	120(V_{CC} = 2.7 to 3.0 V) 100(V_{CC} = 3.0 to 3.6 V)	ns
CE# access time	t_{CE}	OE# = V_{IL}	—	120(V_{CC} = 2.7 to 3.0 V) 100(V_{CC} = 3.0 to 3.6 V)	ns
OE# access time	t_{OE}	CE# = V_{IL}	—	30	ns
Output disable time	t_{CHZ}	OE# = V_{IL}	0	20	ns
	t_{OHZ}	CE# = V_{IL}	0	20	ns
Output hold time	t_{OH}	CE# = OE# = V_{IL}	0	—	ns

Measurement conditions

Input signal level ----------0 V/3 V
Input timing reference level----------1/2Vcc
Output load ----------50 pF
Output timing reference level ---------- 1/2Vcc

Output load



TIMING CHART (READ CYCLE)

16-Bit READ MODE (BYTE# = V_{IH})



8-BIT READ MODE (BYTE# = V_{IL})



PACKAGE DIMENSIONS

(Unit: mm)

TSOP(1)48-P-1220-0.50-1K



Package material	Epoxy resin
Lead frame material	42 alloy
Pin treatment	Solder plating (≥5μm)
Package weight (g)	0.55 TYP.
Rev. No./Last Revised	1/Dec. 2, 1999

Oki Electric Industry Co., Ltd.

Notes for Mounting the Surface Mount Type Package

The surface mount type packages are very susceptible to heat in reflow mounting and humidity absorbed in storage.
Therefore, before you perform reflow mounting, contact Oki's responsible sales person for the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times).

(Unit: mm)

TSOP(1)48-P-1220-0.50-L



Package material	Epoxy resin
Lead frame material	42 alloy
Pin treatment	Solder plating (≥5μm)
Package weight (g)	0.55 TYP.
Rev. No./Last Revised	1/Feb. 27, 2003

Oki Electric Industry Co., Ltd.

Notes for Mounting the Surface Mount Type Package

The surface mount type packages are very susceptible to heat in reflow mounting and humidity absorbed in storage.
Therefore, before you perform reflow mounting, contact Oki's responsible sales person for the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times).

REVISION HISTORY

Document No.	Date	Page		Description
		Previous Edition	Current Edition	
FEDR27T12800J-02-01	July. 2002	–	–	
FEDR27T12800J-02-02	Jan. 2003	1, 5	1, 5	Change tC, tACC, tCE to 120ns
FEDR27T12800J-02-03	Jan. 2003	1	1	Added P/N to MR27T12800J-xxxTNE
FEDR27T12800J-02-04	Feb. 2003	1, 5	1, 5	Added MR27T12800J-xxxTY
FEDR27T12800J-02-05	Mar. 10, 2003	1, 5	1, 5	1.Change tC, tACC, tCE to 90ns(MR27T12800J-xxxTY) 2. Added MR27T12800J-xxxTYE
FEDR27T12800J-02-06	Jun. 4, 2003	3, 4, 5	3, 4, 5	Change Ta to 0°C
FEDR27T12800J-02-07	Jul. 9, 2004	3	3	Add P_D condition and I_{OS} = 10mA

NOTICE

1. The information contained herein can change without notice owing to product and/or technical improvements. Before using the product, please make sure that the information being referred to is up-to-date.

2. The outline of action and examples for application circuits described herein have been chosen as an explanation for the standard action and performance of the product. When planning to use the product, please ensure that the external conditions are reflected in the actual circuit, assembly, and program designs.

3. When designing your product, please use our product below the specified maximum ratings and within the specified operating ranges including, but not limited to, operating voltage, power dissipation, and operating temperature.

4. Oki assumes no responsibility or liability whatsoever for any failure or unusual or unexpected operation resulting from misuse, neglect, improper installation, repair, alteration or accident, improper handling, or unusual physical or electrical stress including, but not limited to, exposure to parameters beyond the specified maximum ratings or operation outside the specified operating range.

5. Neither indemnity against nor license of a third party's industrial and intellectual property right, etc. is granted by us in connection with the use of the product and/or the information and drawings contained herein. No responsibility is assumed by us for any infringement of a third party's right which may result from the use thereof.

6. The products listed in this document are intended for use in general electronics equipment for commercial applications (e.g., office automation, communication equipment, measurement equipment, consumer electronics, etc.). These products are not, unless specifically authorized by Oki, authorized for use in any system or application that requires special or enhanced quality and reliability characteristics nor in any system or application where the failure of such system or application may result in the loss or damage of property, or death or injury to humans.
   Such applications include, but are not limited to, traffic and automotive equipment, safety devices, aerospace equipment, nuclear power control, medical equipment, and life-support systems.

7. Certain products in this document may need government approval before they can be exported to particular countries. The purchaser assumes the responsibility of determining the legality of export of these products and will take appropriate and necessary steps at their own expense for these.

8. No part of the contents contained herein may be reprinted or reproduced without our prior permission.