



# RF Power Field Effect Transistor

## N-Channel Enhancement-Mode Lateral MOSFET

RF Power transistor designed for applications operating at frequencies between 1030 and 1090 MHz, 1% to 20% duty cycle. This device is suitable for use in pulsed applications.


- Typical Pulsed Performance:  $V_{DD} = 50$  Volts,  $I_{DQ} = 250$  mA,  
 $P_{out} = 250$  Watts Peak,  $f = 1090$  MHz, Pulse Width = 100  $\mu$ sec,  
 Duty Cycle = 10%  
     Power Gain — 21 dB  
     Drain Efficiency — 60%
- Capable of Handling 10:1 VSWR, @ 50 Vdc, 1090 MHz, 250 Watts Peak Power

### Features

- Characterized with Series Equivalent Large-Signal Impedance Parameters
- Internally Matched for Ease of Use
- Qualified Up to a Maximum of 50  $V_{DD}$  Operation
- Integrated ESD Protection
- Greater Negative Gate-Source Voltage Range for Improved Class C Operation
- RoHS Compliant
- In Tape and Reel. R3 Suffix = 250 Units per 56 mm, 13 inch Reel.

**MRF6V10250HSR3**

**1090 MHz, 250 W, 50 V  
 PULSED  
 LATERAL N-CHANNEL  
 RF POWER MOSFET**



**CASE 465A-06, STYLE 1  
 NI-780S**

**Table 1. Maximum Ratings**

Rating	Symbol	Value	Unit
Drain-Source Voltage	$V_{DSS}$	-0.5, +100	Vdc
Gate-Source Voltage	$V_{GS}$	-6.0, +10	Vdc
Storage Temperature Range	$T_{stg}$	- 65 to +150	$^{\circ}$ C
Case Operating Temperature	$T_C$	150	$^{\circ}$ C
Operating Junction Temperature	$T_J$	200	$^{\circ}$ C

**Table 2. Thermal Characteristics**

Characteristic	Symbol	Value (1,2)	Unit
Thermal Resistance, Junction to Case Case Temperature 79 $^{\circ}$ C, 250 W Pulsed, 100 $\mu$ sec Pulse Width, 10% Duty Cycle	$R_{\theta JC}$	0.10	$^{\circ}$ C/W

1. MTTF calculator available at <http://www.freescale.com/rtf>. Select Software & Tools/Development Tools/Calculators to access MTTF calculators by product.
2. Refer to AN1955, *Thermal Measurement Methodology of RF Power Amplifiers*. Go to <http://www.freescale.com/rtf>. Select Documentation/Application Notes - AN1955.

**Table 3. ESD Protection Characteristics**

Test Methodology	Class
Human Body Model (per JESD22-A114)	2 (Minimum)
Machine Model (per EIA/JESD22-A115)	B (Minimum)
Charge Device Model (per JESD22-C101)	IV (Minimum)

**Table 4. Electrical Characteristics** ( $T_C = 25^\circ\text{C}$  unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
----------------	--------	-----	-----	-----	------

**Off Characteristics**

Gate-Source Leakage Current ( $V_{GS} = 5\text{ Vdc}$ , $V_{DS} = 0\text{ Vdc}$ )	$I_{GSS}$	—	—	500	nAdc
Drain-Source Breakdown Voltage ( $V_{GS} = 0\text{ Vdc}$ , $I_D = 100\text{ mA}$ )	$V_{(BR)DSS}$	100	—	—	Vdc
Zero Gate Voltage Drain Leakage Current ( $V_{DS} = 50\text{ Vdc}$ , $V_{GS} = 0\text{ Vdc}$ )	$I_{DSS}$	—	—	50	$\mu\text{Adc}$
Zero Gate Voltage Drain Leakage Current ( $V_{DS} = 90\text{ Vdc}$ , $V_{GS} = 0\text{ Vdc}$ )	$I_{DSS}$	—	—	2	mA

**On Characteristics**

Gate Threshold Voltage ( $V_{DS} = 10\text{ Vdc}$ , $I_D = 528\text{ }\mu\text{Adc}$ )	$V_{GS(th)}$	1	1.8	3	Vdc
Gate Quiescent Voltage ( $V_{DD} = 50\text{ Vdc}$ , $I_D = 250\text{ mAdc}$ , Measured in Functional Test)	$V_{GS(Q)}$	2	2.4	3	Vdc
Drain-Source On-Voltage ( $V_{GS} = 10\text{ Vdc}$ , $I_D = 1.32\text{ Adc}$ )	$V_{DS(on)}$	—	0.25	—	Vdc


**Dynamic Characteristics** <sup>(1)</sup>

Reverse Transfer Capacitance ( $V_{DS} = 50\text{ Vdc} \pm 30\text{ mV(rms)ac}$ @ 1 MHz, $V_{GS} = 0\text{ Vdc}$ )	$C_{rss}$	—	0.8	—	pF
Output Capacitance ( $V_{DS} = 50\text{ Vdc} \pm 30\text{ mV(rms)ac}$ @ 1 MHz, $V_{GS} = 0\text{ Vdc}$ )	$C_{oss}$	—	340	—	pF
Input Capacitance ( $V_{DS} = 50\text{ Vdc}$ , $V_{GS} = 0\text{ Vdc} \pm 30\text{ mV(rms)ac}$ @ 1 MHz)	$C_{iss}$	—	280	—	pF

**Functional Tests** (In Freescale Test Fixture, 50 ohm system)  $V_{DD} = 50\text{ Vdc}$ ,  $I_{DQ} = 250\text{ mA}$ ,  $P_{out} = 250\text{ W Peak}$  (25 W Avg.),  $f = 1090\text{ MHz}$ , Pulsed, 100  $\mu\text{sec}$  Pulse Width, 10% Duty Cycle

Power Gain	$G_{ps}$	19	21	23	dB
Drain Efficiency	$\eta_D$	55	60	—	%
Input Return Loss	IRL	—	-12	-9	dB

1. Part internally matched both on input and output.



**Figure 1. MRF6V10250HSR3 Test Circuit Schematic**

**Table 5. MRF6V10250HSR3 Test Circuit Component Designations and Values**

Part	Description	Part Number	Manufacturer
C1	240 pF Chip Capacitor	ATC100B241JT500XT	ATC
C2, C9, C11	1.8 pF Chip Capacitors	ATC100B1R8CT500XT	ATC
C3	3.3 pF Chip Capacitor	ATC100B3R3CT500XT	ATC
C4, C5	5.1 pF Chip Capacitors	ATC100B5R1CT500XT	ATC
C6, C10, C12	39 pF Chip Capacitors	ATC100B390JT500XT	ATC
C7, C15	2.2 $\mu$ F, 50 V Chip Capacitors	C1825C225J5RAC	Kemet
C8	4.7 pF Chip Capacitor	ATC100B4R7CT500XT	ATC
C13, C14	470 $\mu$ F, 63 V Electrolytic Capacitors	EKME633ELL471MK25S	Multicomp
L1	5 nH, 2 Turn Inductor	A02TKLC	Coilcraft
L2	7 nH, Hand Wound	2T, 18awg	Freescale
R1	10 $\Omega$ , 1/4 W Chip Resistor	CRCW120610R0FKEA	Vishay
R2	20 $\Omega$ , 1 W Chip Resistor	CRCW251220R0FKEA	Vishay




Figure 2. MRF6V10250HSR3 Test Circuit Component Layout

## TYPICAL CHARACTERISTICS




Figure 3. Capacitance versus Drain-Source Voltage




Figure 4. DC Safe Operating Area




Figure 5. Pulsed Power Gain and Drain Efficiency versus Output Power




Figure 6. Pulsed Output Power versus Input Power




Figure 7. Pulsed Power Gain versus Output Power






Figure 8. Pulsed Power Gain versus Output Power


## TYPICAL CHARACTERISTICS



**Figure 9. Pulsed Power Output versus Power Input**




**Figure 10. Pulsed Power Gain and Drain Efficiency versus Output Power**



This above graph displays calculated MTTF in hours when the device is operated at  $V_{DD} = 50$  Vdc,  $P_{out} = 250$  W Peak, Pulse Width = 100  $\mu$ sec, Duty Cycle = 10%, and  $\eta_D = 60\%$ .

MTTF calculator available at <http://www.freescale.com/rf>. Select Software & Tools/Development Tools/Calculators to access MTTF calculators by product.

**Figure 11. MTTF versus Junction Temperature**



www.DataSheet4U.com

$V_{DD} = 50 \text{ Vdc}$ ,  $I_{DQ} = 250 \text{ mA}$ ,  $P_{out} = 250 \text{ W Peak}$

f MHz	$Z_{source}$ $\Omega$	$Z_{load}$ $\Omega$
978	$1.67 - j2.04$	$4.3 - j2.72$
1030	$2.39 - j2.23$	$5.66 - j2.42$
1090	$3.26 - j3.72$	$5.85 - j2.39$

$Z_{source}$  = Test circuit impedance as measured from gate to ground.

$Z_{load}$  = Test circuit impedance as measured from drain to ground.






Figure 12. Series Equivalent Source and Load Impedance

## PACKAGE DIMENSIONS



- NOTES:
1. DIMENSION AND TOLERANCING PER ANSI Y14.5M-1994.
  2. CONTROLLING DIMENSION: INCH.
  3. DELETED
  4. DIMENSION H IS MEASURED 0.030 (0.762) AWAY FROM PACKAGE BODY.

DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	0.805	0.815	20.45	20.70
B	0.380	0.390	9.65	9.91
C	0.125	0.170	3.18	4.32
D	0.495	0.505	12.57	12.83
E	0.035	0.045	0.89	1.14
F	0.003	0.006	0.08	0.15
H	0.057	0.067	1.45	1.70
K	0.170	0.210	4.32	5.33
M	0.774	0.786	19.61	20.02
N	0.772	0.788	19.61	20.02
R	0.365	0.375	9.27	9.53
S	0.365	0.375	9.27	9.52
U	---	0.040	---	1.02
Z	---	0.030	---	0.76
aaa	0.005 REF		0.127 REF	
bbb	0.010 REF		0.254 REF	
ccc	0.015 REF		0.381 REF	



- STYLE 1:  
 PIN 1. DRAIN  
 2. GATE  
 5. SOURCE

**CASE 465A-06  
 ISSUE H  
 NI-780S**



## PRODUCT DOCUMENTATION

Refer to the following documents to aid your design process.

### Application Notes

- AN1955: Thermal Measurement Methodology of RF Power Amplifiers

### Engineering Bulletins

- EB212: Using Data Sheet Impedances for RF LDMOS Devices

## REVISION HISTORY

The following table summarizes revisions to this document.

Revision	Date	Description
0	Feb. 2008	<ul style="list-style-type: none"><li>• Initial Release of Data Sheet</li></ul>

www.DataSheet4U.com

## **How to Reach Us:**

### **Home Page:**

[www.freescale.com](http://www.freescale.com)

### **Web Support:**

<http://www.freescale.com/support>

### **USA/Europe or Locations Not Listed:**

Freescale Semiconductor, Inc.  
Technical Information Center, EL516  
2100 East Elliot Road  
Tempe, Arizona 85284  
+1-800-521-6274 or +1-480-768-2130  
[www.freescale.com/support](http://www.freescale.com/support)

### **Europe, Middle East, and Africa:**

Freescale Halbleiter Deutschland GmbH  
Technical Information Center  
Schatzbogen 7  
81829 Muenchen, Germany  
+44 1296 380 456 (English)  
+46 8 52200080 (English)  
+49 89 92103 559 (German)  
+33 1 69 35 48 48 (French)  
[www.freescale.com/support](http://www.freescale.com/support)

### **Japan:**

Freescale Semiconductor Japan Ltd.  
Headquarters  
ARCO Tower 15F  
1-8-1, Shimo-Meguro, Meguro-ku,  
Tokyo 153-0064  
Japan  
0120 191014 or +81 3 5437 9125  
[support.japan@freescale.com](mailto:support.japan@freescale.com)

### **Asia/Pacific:**

Freescale Semiconductor Hong Kong Ltd.  
Technical Information Center  
2 Dai King Street  
Tai Po Industrial Estate  
Tai Po, N.T., Hong Kong  
+800 2666 8080  
[support.asia@freescale.com](mailto:support.asia@freescale.com)

### **For Literature Requests Only:**

Freescale Semiconductor Literature Distribution Center  
P.O. Box 5405  
Denver, Colorado 80217  
1-800-441-2447 or 303-675-2140  
Fax: 303-675-2150  
[LDCForFreescaleSemiconductor@hibbertgroup.com](mailto:LDCForFreescaleSemiconductor@hibbertgroup.com)

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners.

© Freescale Semiconductor, Inc. 2008. All rights reserved.