

T-46-23-12

**MS6264A**

SEPTEMBER 1988

**8K × 8 HIGH SPEED CMOS STATIC RAM  
PRELIMINARY****FEATURES**



- High speed — 45/50/70 ns (Max.)
- Automatic power-down when chip disabled
- Lower power consumption:
  - 550 mW (Max.) Operating
  - 85 mW (Max.) Standby
  - 550  $\mu$ W (Max.) Power-down
- TTL compatible interface levels
- Single 5V power supply
- Fully static operation
- Three state outputs
- Two chip enables ( $\bar{E}_1$  and  $E_2$ ) for simple memory expansion
- Data retention as low as 2V

**DESCRIPTION**

The Mosel MS6264A is a high performance, low power CMOS static RAM organized as 8192 words by 8 bits. The device supports easy memory expansion with both an active LOW chip enable ( $\bar{E}_1$ ) and an active High chip enable ( $E_2$ ), as well as an active LOW output enable ( $\bar{G}$ ) and three-state outputs. An automatic power-down feature is included which reduces the chip power by 85% in TTL standby mode, and by over 99% in full power-down mode.

The device is manufactured in MOSEL's high performance CMOS process and operates from a single 5V power supply. All inputs and outputs are TTL compatible. Data is retained to as low as  $V_{CC} = 2V$ .

The MOSEL MS6264A is available in the JEDEC standard 28 pin 600 mil wide DIP, in the space saving 300 mil wide DIP, and in surface mount packages.

**FUNCTIONAL BLOCK DIAGRAM****PIN CONFIGURATIONS****MOSEL**

914 W. Maude Avenue, Sunnyvale, CA 94086 (408) 733-4556

This document contains preliminary data. Mosel reserves the right to make changes to its products at any time without notice in order to improve design and supply the best possible product. We assume no responsibility for any errors which may appear in this publication.

**PIN DESCRIPTIONS** **$A_0 - A_{12}$  Address Inputs**

These 13 address inputs select one of the 8192 8-bit words in the RAM.

 **$\bar{E}_1$  Chip Enable 1 Input** **$E_2$  Chip Enable 2 Input**

$\bar{E}_1$  is active LOW and  $E_2$  is active high. Both chip enables must be active to read from or write to the device. If either chip enable is not active, the device is deselected and is in a standby power mode. The DQ pins will be in the high-impedance state when the device is deselected.

 **$\bar{G}$  Output Enable Input**

The output enable input is active LOW. If the output enable is active while the chip is selected and the write enable is inactive, data will be present on the DQ pins and they will be enabled. The DQ pins will be in the high-impedance state when  $\bar{G}$  is inactive.

 **$\bar{W}$  Write Enable Input**

The write enable input is active LOW and controls read and write operations. With the chip selected, when  $\bar{W}$  is HIGH and  $\bar{G}$  is LOW, output data will be present at the DQ pins; when  $\bar{W}$  is LOW, the data present on the DQ pins will be written into the selected memory location.

 **$DQ_1 - DQ_8$  Data Input/Output Ports**

These 8 bidirectional ports are used to read data from or write data into the RAM.

 **$V_{CC}$  Power Supply****GND Ground****TRUTH TABLE**

MODE	$\bar{W}$	$\bar{E}_1$	$E_2$	$\bar{G}$	I/O OPERATION	$V_{CC}$ CURRENT
Not Selected (Power Down)	X	H	X	X	High Z	$I_{CCSB}, I_{CCSB1}$
	X	X	L	X	High Z	$I_{CCSB}, I_{CCSB1}$
Output Disabled	H	L	H	H	High Z	$I_{CC}$
Read	H	L	H	L	$D_{OUT}$	$I_{CC}$
Write	L	L	H	X	$D_{IN}$	$I_{CC}$

**ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>**

SYMBOL	PARAMETER	VALUE	UNIT
$V_{TERM}$	Terminal Voltage with Respect to GND	-0.5 to +7.0	V
$T_{BIAS}$	Temperature Under Bias	-10 to +125	°C
$T_{STG}$	Storage Temperature	-60 to +150	°C
$P_T$	Power Dissipation	1.0	W
$I_{OUT}$	DC Output Current	20	mA

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**OPERATING RANGE**

RANGE	AMBIENT TEMPERATURE	$V_{CC}$
Commercial	0°C to +70°C	5V ± 10%
Military	-55°C to +125°C	5V ± 10%

**DC ELECTRIC CHARACTERISTICS (over the commercial operating range)**

PARAMETER NAME	PARAMETER	TEST CONDITIONS	MS6264AL MIN.	MS6264AL TYP. <sup>(1)</sup>	MS6264AL MAX.	UNITS
$V_{IL}$	Guaranteed Input Low Voltage <sup>(2)</sup>		-0.5	--	0.8	V
$V_{IH}$	Guaranteed Input High Voltage <sup>(2)</sup>		2.0	--	6.0	V
$I_{IL}$	Input Leakage Current	$V_{CC} = \text{Max}$ , $V_{IN} = 0V$ to $V_{CC}$	--	--	2	µA
$I_{OL}$	Output Leakage Current	$V_{CC} = \text{Max}$ , $\bar{E}_1 = V_{IH}$ or $E_2 = V_{IL}$ or $\bar{G} = V_{IH}$ , $V_{IN} = 0V$ to $V_{CC}$	--	--	2	µA
$V_{OL}$	Output Low Voltage	$V_{CC} = \text{Min}$ , $I_{OL} = 8\text{mA}$	--	--	0.4	V
$V_{OH}$	Output High Voltage	$V_{CC} = \text{Min}$ , $I_{OH} = -4\text{mA}$	2.4	--	--	V
$I_{CC}$	Operating Power Supply Current	$V_{CC} = \text{Max}$ , $\bar{E}_1 = V_{IL}$ , $E_2 = V_{IH}$ , $I_{I/O} = 0\text{mA}$ , $F = F_{\text{max}}^{(3)}$	--	--	100	mA
$I_{CCSB}$	Standby Power Supply Current	$V_{CC} = \text{Max}$ , $\bar{E}_1 = V_{IH}$ or $E_2 = V_{IL}$ , $I_{I/O} = 0\text{mA}$	--	--	15	mA
$I_{CCSB1}$	Power Down Power Supply Current	$V_{CC} = \text{Max}$ , $\bar{E}_1 > V_{CC} - 0.2V$ , $E_2 < 0.2V$ $V_{IN} > V_{CC} - 0.2V$ or $V_{IN} < 0.2V$	--	--	100	µA

1. Typical characteristics are at  $V_{CC} = 5.0V$ ,  $T_A = 25^\circ\text{C}$ .  
 2. These are absolute values with respect to device ground and all overshoots due to system or tester noise are included.  
 3.  $F_{\text{MAX}} = 1/T_{RC}$

**CAPACITANCE<sup>(1)</sup> ( $T_A = 25^\circ\text{C}$ ,  $f = 1.0\text{MHz}$ )**

SYMBOL	PARAMETER	CONDITIONS	MAX.	UNIT
$C_{IN}$	Input Capacitance	$V_{IN} = 0V$	6	pF
$C_{DQ}$	Input/Output Capacitance	$V_{DQ} = 0V$	8	pF

1. This parameter is guaranteed and not tested.

## MS6264A



## AC TEST CONDITIONS

## KEY TO SWITCHING WAVEFORMS

Input Pulse Levels Input Rise and Fall Times Input and Output Timing Reference Level	0V to 3.0V 5ns 1.5V
---	---------------------------



WAVEFORM	INPUTS	OUTPUTS
—	MUST BE STEADY	WILL BE STEADY
—	—	—
	MAY CHANGE FROM H TO L	WILL BE CHANGING FROM H TO L
	MAY CHANGE FROM L TO H	WILL BE CHANGING FROM L TO H
	DON'T CARE: ANY CHANGE PERMITTED	CHANGING: STATE UNKNOWN
	DOES NOT APPLY	CENTER LINE IS HIGH IMPEDANCE "OFF" STATE

## AC TEST LOADS AND WAVEFORMS



Equivalent to:

THEVENIN EQUIVALENT






## AC ELECTRICAL CHARACTERISTICS (over the operating range)

## READ CYCLE

JEDEC PARAMETER NAME	PARAMETER NAME	PARAMETER	MS6264AL-45	MS6264AL-55	MS6264AL-70	UNITS
t <sub>AVAX</sub>	t <sub>RC</sub>	Read Cycle Time	45	—	70	ns
t <sub>AVQV</sub>	t <sub>AA</sub>	Address Access Time	—	45	—	70
t <sub>E1LQV</sub>	t <sub>ACS1</sub>	Chip Enable Access Time E <sub>1</sub>	—	45	—	70
t <sub>E2HQX</sub>	t <sub>ACS2</sub>	Chip Enable Access Time E <sub>2</sub>	—	45	—	70
t <sub>GLQV</sub>	t <sub>OE</sub>	Output Enable to Output Valid	—	20	—	35
t <sub>E1LQX</sub>	t <sub>CLZ1</sub>	Chip Enable to Output Low Z E <sub>1</sub>	—	5	—	5
t <sub>E2HQX</sub>	t <sub>CLZ2</sub>	Chip Enable to Output Low Z E <sub>2</sub>	—	5	—	5
t <sub>GLQX</sub>	t <sub>OLZ</sub>	Output Enable to Output in Low Z	—	5	—	5
t <sub>E1HQZ</sub>	t <sub>CHZ1</sub>	Chip Disable to Output in High Z E <sub>1</sub>	0	20	0	30
t <sub>E2LQZ</sub>	t <sub>CHZ2</sub>	Chip Disable to Output in High Z E <sub>2</sub>	0	20	0	30
t <sub>GHQZ</sub>	t <sub>OHZ</sub>	Output Disable to Output in High Z	0	20	0	30
t <sub>AXQX</sub>	t <sub>OH</sub>	Output Hold from Address Change	5	—	5	ns

## SWITCHING WAVEFORMS (READ CYCLE)


READ CYCLE NO. 1<sup>(1,2,4)</sup>


READ CYCLE 2<sup>(1,3,4)</sup>READ CYCLE 3<sup>(1,4)</sup>

- NOTES:
1.  $\bar{W}$  is high for READ cycle.
  2. Device is continuously selected  $\bar{E}_1 = V_{IL}$  and  $E_2 = V_{IH}$ .
  3. Address valid prior to or coincident with  $\bar{E}_1$  transition low and/or  $E_2$  transition high.
  4.  $\bar{G} = V_{IL}$ .
  5. Transition is measured  $\pm 500\text{mV}$  from steady state with  $C_L = 5\text{pF}$  as shown in Figure 1b. This parameter is guaranteed and not 100% tested.

**AC ELECTRICAL CHARACTERISTICS (over the operating range)****WRITE CYCLE**

JEDEC PARAMETER NAME	PARAMETER NAME	PARAMETER	MS6264AL-45	MS6264AL-55	MS6264AL-70	UNITS	
			MIN. TYP. MAX.	MIN. TYP. MAX.	MIN. TYP. MAX.		
$t_{AVAX}$	$t_{WC}$	Write Cycle Time	45	—	55	ns	
$t_{E1LWH}$	$t_{CW}$	Chip Enable to End of Write	35	—	40	ns	
$t_{AVWL}$	$t_{AS}$	Address Setup Time	0	—	0	ns	
$t_{AVWH}$	$t_{AW}$	Address Valid to End of Write	35	—	50	ns	
$t_{WLWH}$	$t_{WP}$	Write Pulse Width	30	—	35	ns	
$t_{WHAX}$	$t_{WR1}$	Write Recovery Time	$E_1, W$	0	—	3	ns
$t_{E2LAX}$	$t_{WR2}$	Write Recovery Time	$E_2$	0	—	3	ns
$t_{WLOZ}$	$t_{WHZ}$	Write to Output In High Z	0	20	0	20	ns
$t_{DVWH}$	$t_{DW}$	Data to Write Time Overlap	20	—	25	ns	
$t_{WHDX}$	$t_{DH}$	Data Hold from Write Time	0	—	0	ns	
$t_{GHOZ}$	$t_{OHZ}$	Output Disable to Output in High Z	0	20	0	25	ns
$t_{WHOZ}$	$t_{OW}$	Output Active from End of Write	5	—	5	ns	



**SWITCHING WAVEFORMS (WRITE CYCLE)****WRITE CYCLE 1<sup>(1)</sup>**

WRITE CYCLE 2<sup>(1,6)</sup>

- NOTES:
1.  $\overline{W}$  must be high during address transitions.
  2. The internal write time of the memory is defined by the overlap of  $\overline{E}_1$  and  $E_2$  active and  $\overline{W}$  low. All signals must be active to initiate a write and any one signal can terminate a write by going inactive. The data input setup and hold timing should be referenced to the second transition edge of the signal that terminates the write.
  3.  $t_{WR}$  is measured from the earlier of  $\overline{E}_1$  or  $\overline{W}$  going high or  $E_2$  going low at the end of write cycle.
  4. During this period, DQ pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.
  5. If the  $\overline{E}_1$  low transition or the  $E_2$  high transition occurs simultaneously with the  $\overline{W}$  low transitions or after the  $\overline{W}$  transition, outputs remain in a high impedance state.
  6. G is continuously low ( $G = V_{IL}$ ).
  7. D<sub>OUT</sub> is the same phase of write data of this write cycle.
  8. D<sub>OUT</sub> is the read data of next address.
  9. If  $E_1$  is low and  $E_2$  is high during this period, DQ pins are in the output state. Then the data input signals of opposite phase to the outputs must not be applied to them.
  10. Transition is measured  $\pm 500\text{mV}$  from steady state with  $C_L = 5\text{pF}$  as shown in Figure 1b on page 4. This parameter is guaranteed and not 100% tested.
  11.  $t_{cw}$  is measured from the later of  $\overline{E}_1$  going low or  $E_2$  going high to the end of write.

DATA RETENTION CHARACTERISTICS ( $T_A = 0$  to  $+70^\circ\text{C}$ )


SYMBOL	PARAMETER	TEST CONDITIONS	MIN.	TYP. <sup>(1)</sup>	MAX.	UNIT
$V_{DR}$	$V_{CC}$ for Data Retention	$\bar{E}_1 \geq V_{CC} - 0.2V$ , or $E_2 \leq 0.2V$ , $V_{IN} \geq V_{CC} - 0.2V$ or $V_{IN} \leq 0.2V$	2.0	—	—	V
$I_{CDR}$	Data Retention Current	$\bar{E}_1 \geq V_{CC} - 0.2V$ , or $E_2 \leq 0.2V$ , $V_{IN} \geq V_{CC} - 0.2V$ or $V_{IN} \leq 0.2V$	—	2	50	$\mu\text{A}$
$I_{IL}$	Input Leakage Current		—	—	2	$\mu\text{A}$
$t_{CDR}$	Chip Deselect to Data Retention Time	See Retention Waveform	0	—	—	ns
$t_R$	Operation Recovery Time		$t_{RC}^{(2)}$	—	—	ns

1.  $V_{CC} = 2\text{V}$ ,  $T_A = +25^\circ\text{C}$ 2.  $t_R$  = Read Cycle TimeLOW  $V_{CC}$  DATA RETENTION WAVEFORM (1) ( $\bar{E}_1$  Controlled)LOW  $V_{CC}$  DATA RETENTION WAVEFORM (2) ( $E_2$  Controlled)


MS6264A

## PACKAGE DIAGRAMS


## PLASTIC DUAL IN-LINE PACKAGE 600 MIL (PD6028)



## PLASTIC DUAL IN-LINE PACKAGE 300 MIL (PD3028)



## PLASTIC SMALL-OUTLINE PACKAGE (SGN028)



**MS6264A****ORDERING INFORMATION**

SPEED (ns)	ORDER PART NUMBER	PACKAGE	TEMPERATURE RANGE
45	MS6264AL-45NC	Plastic DIP - 300 mil	
45	MS6264AL-45PC	Plastic DIP - 600 mil	0°C to +70°C
45	MS6264AL-45SC	Plastic Small Outline Package	0°C to +70°C
55	MS6264AL-55NC	Plastic DIP - 300 mil	0°C to +70°C
55	MS6264AL-55PC	Plastic DIP - 600 mil	0°C to +70°C
55	MS6264AL-55SC	Plastic Small Outline Package	0°C to +70°C
70	MS6264AL-70NC	Plastic DIP - 300 mil	0°C to +70°C
70	MS6264AL-70PC	Plastic DIP - 600 mil	0°C to +70°C
70	MS6264AL-70SC	Plastic Small Outline Package	0°C to +70°C
45	MS6264AL-45TM	Cer DIP - 300 mil	-55°C to +125°C
45	MS6264AL-45DM	Cer DIP - 600 mil	-55°C to +125°C
45	MS6264AL-45LM	Leadless Chip Carrier	-55°C to +125°C
55	MS6264AL-55TM	Cer DIP - 300 mil	-55°C to +125°C
55	MS6264AL-55DM	Cer DIP - 600 mil	-55°C to +125°C
55	MS6264AL-55LM	Leadless Chip Carrier	-55°C to +125°C
70	MS6264AL-70TM	Cer DIP - 300 mil	-55°C to +125°C
70	MS6264AL-70DM	Cer DIP - 600 mil	-55°C to +125°C
70	MS6264AL-70LM	Leadless Chip Carrier	-55°C to +125°C