


H-BRIDGE 3004 MOSFET POWER MODULE

FEATURES:


- · Pin Compatible with MPM3004
- · P and N Channel MOSFETs for Ease of Drive
- · Isolated Package for Direct Heat Sinking, Excellent Thermal Conductivity
- · Avalanche Rated Devices
- · 55 Volt, 10 Amp Full H-Bridge



DESCRIPTION:

The MSK3004 is an H-bridge power circuit packaged in a space efficient isolated ceramic tab power SIP package. The MSK3004 consists of P-Channel MOSFETs for the top transistors and N-Channel MOSFETs for the bottom transistors. The MSK3004 uses M.S.Kennedy's proven power hybrid technology to bring a cost effective high performance circuit for use in today's sophisticated servo motor and disk drive systems. The MSK3004 is a replacement for the MPM3004 with only minor differences in mechanical specifications.

EQUIVALENT SCHEMATIC



TYPICAL APPLICATIONS

- · Stepper Motor Servo Control
- · Disk Drive Head Control
- X-Y Table Control
- · Az-El Antenna Control

PIN-OUT INFORMATION

- 1 N/C
- 12 Source 4
- 2 Drain 1,2
- 11 N/C
- 3 Gate 1
- 10 Drain 3.4
- 4 Source 1
- 9 Gate 4
- 5 Gate 2
- 8 Gate 3
- 6 Source 2
- 7 Source 3

ABSOLUTE MAXIMUM RATINGS

VDSS Drain to Source Voltage 55V MAX	
V _{DGDR} Drain to Gate Voltage	TST Storage Temperature (5)55°C to +150°C
$(RGS = 1M\Omega)$	Tc Case Operating Temperature Range -55°C to +125°C
V _{GS} Gate to Source Voltage	TLD Lead Temperature Range
(Continuous)±20V MAX	(10 Seconds Lead Only) 200°C MAX
D Continuous Current	RTH-JC Thermal Resistance (Junction to Case)
IDM Pulsed Current 25A MAX	P-Channel @ 25°C
Single Pulse Avalanche Energy	P-Channel @ 125°C
(Q1,Q4)	N-Channel @ 25°C
(Q2,Q3)96mJ	N-Channel @ 125°C

ELECTRICAL SPECIFICATIONS

Parameter	Test Conditions (4)	MSK3004			
	rest Conditions (4)	Min.	Тур.	Max.	Units
Drain-Source Breakdown Voltage	Vgs=0 Ip=0.25mA (All Transistors)	55	-	-	V
	Vps=55V Vgs=0V (Q1,Q4)	-	-	25	μΑ
Drain-Source Leakage Current	$V_{DS} = -55V V_{GS} = 0V (Q2,Q3)$	-	-	-25	μΑ
Gate-Source Leakage Current	$V_{GS} = \pm 20V V_{DS} = 0 (All Transistors)$	-	-	± 100	nA
Gate-Source Threshold Voltage	$V_{DS} = V_{GS}$ $I_D = 250 \mu A (Q1,Q4)$	2.0	-	4.5	V
	$V_{DS} = V_{GS}$ $I_D = 250 \mu A (Q2,Q3)$	-2.0	-	-4.5	V
Drain-Source On Resistance ②	$V_{GS} = 10V I_{D} = 10A (Q1,Q4)$	-	-	0.15	Ω
	Vgs=-10V ID=-7.2A (Q2,Q3)	-	-	0.28	Ω
Drain Source On Registance	$V_{GS} = 10V I_{D} = 10A (Q1,Q4)$	-	-	0.07	Ω
Drain-Source On Resistance ③	Vgs = 10V ID = -7.2A (Q2,Q3)	-	-	0.175	Ω
Forward Transconductance (1)	$V_{DS} = 25V I_{D} = 10A (Q1,Q4)$	4.5	-	-	S
Forward Transconductance (1)	VDS=-25V ID=-7.2A (Q2,Q3)	2.5	-	-	S
N-Channel (Q1,Q4)					
Total Gate Charge ①	ID = 10A	-	-	20	nC
Gate-Source Charge ①	$V_{DS} = 44V$	-	-	5.3	nC
Gate-Drain Charge ①	$V_{GS} = 10V$	-	-	7.6	nC
Turn-On Delay Time ①	V _{DD} = 28V	-	4.9	-	nS
Rise Time ①	ID = 10A	-	34	-	nS
Turn-Off Delay Time ①	$R_G = 24\Omega$	-	19	-	nS
Fall Time ①	$R_D = 2.6\Omega$	-	27	-	nS
Input Capacitance ①	V _G S = 0V	-	370	-	pF
Output Capacitance ①	V _{DS} = 25V	-	140	-	pF
Reverse Transfer Capacitance ①	f = 1MHz	-	65	-	pF
P-CHANNEL (Q2,Q3)					
Total Gate Charge ①	ID = -7.2A	-	-	19	nC
Gate-Source Charge ①	V _{DS} = -44V	-	-	5.1	nC
Gate-Drain Charge ①	Vgs = -10V	-	-	10	nC
Turn-On Delay Time ①	V _{DD} = -28V	-	13	-	nS
Rise Time ①	ID = -7.2A	-	55	-	nS
Turn-Off Delay Time ①	$R_G = 24\Omega$	-	23	-	nS
Fall Time ①	$R_D = 3.7\Omega$	-	37	-	nS
Input Capacitance ①	V _G S = 0V	-	350	-	pF
Output Capacitance ①	Vps = -25V	-	170	-	pF
Reverse Transfer Capacitance ①	f = 1MHz	-	92	-	pF
BODY DIODE					
Forward On Voltage ①	Is=10A VGS=0V (Q1,Q4)	-	1.3	-	V
Torward On Voltage (1)	Is=-7.2A VGS=OV (Q2,Q3)	-	-1.6	-	V
Poverce Pennyery Time (1)	$Is = 10A \ di/dt = 100A/\mu S \ (Q1,Q4)$	-	56	83	nS
Reverse Recovery Time ①	$Is = -7.2A di/dt = 100A/\mu S (Q2,Q3)$	-	47	71	nS
Payarea Pagayary Charge (1)	$Is = 10A \ di/dt = 100A/\mu S \ (Q1,Q4)$	-	0.12	0.18	μC
Reverse Recovery Charge (1)	$Is = -7.2A \text{ di/dt} = 100A/\mu S \text{ (Q2,Q3)}$	-	0.084	0.13	μC


NOTES:

⁽¹⁾ This parameter is guaranteed by design but need not be tested. Typical parameters are representative of actual device performance but are for reference only.
(2) Resistance as seen at package pins.
(3) Resistance for die only; use for thermal calculations.
(4) TA = 25 °C unless otherwise specified.
(5) Internal solder reflow temperature is 180 °C, do not exceed.

APPLICATION NOTES

N-CHANNEL GATES (Q1,Q4)

For driving the N-Channel gates, it is important to keep in mind that it is essentially like driving a capacitance to a sufficient voltage to get the channel fully on. Driving the gates to +15 volts with respect to their sources assures that the transistors are on. This will keep the dissipation down to a minimum level [RDS(ON) specified in the data sheet]. How quickly the gate gets turned ON and OFF will determine the dissipation of the transistor while it is transitioning from OFF to ON, and vice-versa. Turning the gate ON and OFF too slow will cause excessive dissipation, while turning it ON and OFF too fast will cause excessive switching noise in the system. It is important to have as low a driving impedance as practical for the size of the transistor. Many motor drive IC's have sufficient gate drive capability for the MSK3004. If not, paralleled CMOS standard gates will usually be sufficient. A series resistor in the gate circuit slows it down, but also suppresses any ringing caused by stray inductances in the MOSFET circuit. The selection of the resistor is determined by how fast the MOSFET wants to be switched. See Figure 1 for circuit details.



P-CHANNEL GATES (Q2,Q3)

Most everything applies to driving the P-Channel gates as the N-Channel gates. The only difference is that the P-Channel gate to source voltage needs to be negative. Most motor drive IC's are set up with an open collector or drain output for directly interfacing with the P-channel gates. If not, an external common emitter switching transistor configuration (see Figure 2) will turn the P-Channel MOSFET on. All the other rules of MOSFET gate drive apply here. For high supply voltages, additional circuitry must be used to protect the P-Channel gate from excessive voltages.




Figure 2

BRIDGE DRIVE CONSIDERATIONS

It is important that the logic used to turn ON and OFF the various transistors allow sufficient "dead time" between a high side transistor and its low side transistor to make sure that at no time are they both ON. When they are, this is called "shoot-through", and it places a momentary short across the power supply. This overly stresses the transistors and causes excessive noise as well. See Figure 3.




Figure 3

This deadtime should allow for the turn on and turn off time of the transistors, especially when slowing them down with gate resistors. This situation will be present when switching motor direction, or when sophisticated timing schemes are used for servo systems such as locked antiphase PWM'ing for high bandwidth operation.


3

TYPICAL PERFORMANCE CURVES


N-CHANNEL DEVICES (Q1,Q4)

DRAIN CURRENT vs DRAIN TO SOURCE VOLTAGE 100 TOP 10V 8.0\ € втм DRAIN CURRENT 10 20us PULSE WIDTH Tc=25°C 10 100 DRAIN TO SOURCE VOLTAGE (V)


DRAIN CURRENT vs GATE TO SOURCE VOLTAGE




DRAIN TO SOURCE ON RESISTANCE vs JUNCTION TEMP.




P-CHANNEL DEVICES (Q2,Q3) DRAIN CURRENT vs DRAIN TO SOURCE VOLTAGE







DRAIN CURRENT vs GATE TO SOURCE VOLTAGE



DRAIN TO SOURCE ON RESISTANCE vs JUNCTION TEMP.



MECHANICAL SPECIFICATIONS



ORDERING INFORMATION

PART NUMBER	SCREENING LEVEL	
MSK3004	Industrial	

5

REVISION HISTORY

REV	STATUS	DATE	DESCRIPTION	
J	Released	11/14	Format update, add internal note and clarify mechanical specifications.	

M.S. Kennedy Corp. Phone (315) 701-6751 FAX (315) 701-6752 www.mskennedy.com