

Features:


- ▣ Advanced high cell density Trench technology
- ▣ Excellent CdV/dt effect decline
- ▣ Green Device Available
 - ┌ Super Low Gate Charge
 - ┌ 100% EAS Guaranteed

Description:



The MSL4435A is the high cell density trenched P-ch MOSFETs, which provide excellent $R_{DS(ON)}$ and gate charge for most of the synchronous buck converter applications.

The MSL4435A meet the RoHS and Green Product requirement, 100% EAS guaranteed with full function reliability approved.

BVDSS	-30V
RDS(ON)	20mΩ
ID	-7.5A



Marking :



REF.	Millimeter		REF.	Millimeter	
	Min.	Max.		Min.	Max.
A	5.80	6.20	M	0.10	0.25
B	4.80	5.00	H	0.35	0.51
C	3.80	4.00	L	1.35	1.75
D	0°	8°	J	0.40 REF.	
E	0.40	0.90	K	45° REF.	
F	0.19	0.25	G	1.27 TYP.	

Absolute Maximum Ratings

Parameter	Symbol	Ratings	Unit
Drain-Source Voltage	V_{DS}	-30	V
Gate-Source Voltage	V_{GS}	±20	V
Continuous Drain Current ¹ , @ $V_{GS} = -10V$	$I_D @ T_A = 25^\circ C$	-7.5	A
	$I_D @ T_A = 70^\circ C$	-5.8	A
Pulsed Drain Current ²	I_{DM}	-50	A
Total Power Dissipation ⁴	$P_D @ T_A = 25^\circ C$	2.5	W
	$P_D @ T_A = 70^\circ C$	1.6	W
Single Pulse Avalanche Energy ³ , L=0.1mH	E_{AS}	72.2	mJ
Single Pulse Avalanche Current, L=0.1mH	I_{AS}	-38	A
Operating Junction and Storage Temperature Range	T_J, T_{STG}	-55 ~ +150	°C

Thermal Data

Parameter	Symbol	Max. Value	Unit
Thermal Resistance Junction-ambient ¹	$R_{\theta JA}$	85	°C/W
Thermal Resistance Junction-ambient ¹	$R_{\theta JA}$	36	°C/W

Electrical Characteristics (T_j = 25°C unless otherwise specified)

Parameter	Symbol	Min.	Typ.	Max.	Unit	Test Conditions
Drain-Source Breakdown Voltage	BV _{DSS}	-30	-	-	V	V _{GS} =0, I _D =-250uA
Gate Threshold Voltage	V _{GS(th)}	-1.0	-	-2.5	V	V _{DS} =V _{GS} , I _D =-250uA
Forward Transconductance	g _{fs}	-	17	-	S	V _{DS} =-5V, I _D =-6A
Gate-Source Leakage Current	I _{GSS}	-	-	±100	nA	V _{GS} = ?20V
Drain-Source Leakage Current(T _J =25°C)	I _{DSS}	-	-	-1	uA	V _{DS} =-24V, V _{GS} =0
Drain-Source Leakage Current(T _J =55°C)		-	-	-5	uA	V _{DS} =-24V, V _{GS} =0
Static Drain-Source On-Resistance ²	R _{DS(ON)}	-	-	20	mΩ	V _{GS} =-10V, I _D =-6A
		-	-	32		V _{GS} =-4.5V, I _D =-4A
Total Gate Charge	Q _g	-	12.6	-	nC	I _D =-6A V _{DS} =-15V V _{GS} =-4.5V
Gate-Source Charge	Q _{gs}	-	4.8	-		
Gate-Drain ("Miller") Change	Q _{gd}	-	4.8	-		
Turn-on Delay Time	T _{d(on)}	-	4.6	-	ns	V _{DS} =-15V I _D =-6A V _{GS} =-10V R _G =3.3Ω
Rise Time	T _r	-	14.8	-		
Turn-off Delay Time	T _{d(off)}	-	41	-		
Fall Time	T _f	-	19.6	-		
Input Capacitance	C _{iss}	-	1345	-	pF	V _{GS} =0V V _{DS} =-15V f=1.0MHz
Output Capacitance	C _{oss}	-	194	-		
Reverse Transfer Capacitance	C _{rss}	-	158	-		
Gate Resistance	R _g	-	13	-	Ω	f=1.0MHz

Guaranteed Avalanche Characteristics

Parameter	Symbol	Min.	Typ.	Max.	Unit	Test Conditions
Single Pulse Avalanche Energy ⁵	EAS	36.45	-	-	mJ	V _{DD} =-25V, L=0.1mH, I _{AS} =-27A

Source-Drain Diode

Parameter	Symbol	Min.	Typ.	Max.	Unit	Test Conditions
Diode Forward Voltage ²	V _{SD}	-	-	-1.2	V	I _S =-1A, V _{GS} =0V, T _J =25°C
Continuous Source Current ^{1,6}	I _S	-	-	-7.5	A	V _G =V _D =0V, Force Current
Pulsed Source Current ^{2,6}	I _{SM}	-	-	-50	A	
Reverse Recovery Time	t _{rr}	-	16.3	-	ns	I _F =-6A, dI/dt=100A/us,
Reverse Recovery Charge	Q _{rr}	-	5.9	-	nC	T _J =25°C

Notes: 1. Surface mounted on a 1 inc ² FR-4 board with 20Z copper.

2. The data tested by pulsed, pulse width ≤ 300us, duty cycle ≤ 2%.

3. The EAS data shows Max. rating. The test condition is V_{DD}= -25V, V_{GS}= -10V, L=0.1mH, I_{AS}= -38A.

4. The power dissipation is limited by 150°C junction temperature.

5. The Min. value is 100% EAS tested guarantee.

6. The data is theoretically the same as I_D and I_{DM}, in real applications, should be limited by total power dissipation.




Fig.1 Typical Output Characteristics




Fig.2 On-Resistance vs. G-S Voltage




Fig.3 Normalized $V_{GS(th)}$ vs. T_J




Fig.4 Normalized $R_{DS(on)}$ vs. T_J




Fig.5 Safe Operating Area




Fig.6 Forward Characteristics of Reverse





Fig.7 Gate Charge Characteristics



Capacitance Characteristics




Fig.9 Normalized Transient Thermal Impedance




Fig.10 Switching Time waveform




Fig.11 Unclamped Inductive Switching Waveform

- CITC reserves the right to make changes to this document and its products and specifications at any time without notice.
- Customers should obtain and confirm the latest product information and specifications before final design, purchase or use.
- CITC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does CITC assume any liability for application assistance or customer product design.
- CITC does not warrant or accept any liability with products which are purchased or used for any unintended or unauthorized application.
- No license is granted by implication or otherwise under any intellectual property rights of CITC.
- CITC products are not authorized for use as critical components in life support devices or systems without express written approval of CITC.