

**-30V(D-S) P-Channel Enhancement Mode Power MOS FET**

**General Features**


- $V_{DS} = -30V, I_D = -30A$   
 $R_{DS(ON)} < 18m\Omega @ V_{GS} = -10V$   
 $R_{DS(ON)} < 30m\Omega @ V_{GS} = -4.5V$
- High density cell design for ultra low Rdson
- Fully characterized avalanche voltage and current
- Good stability and uniformity with high  $E_{AS}$
- Excellent package for good heat dissipation



**Lead Free**


**Application**

- High side switch for full bridge converter
- DC/DC converter for LCD display




**Marking and pin assignment**

**PIN Configuration**



**TO-252-2L top view**



**Schematic diagram**

**Package Marking and Ordering Information**

Device Marking	Device	Device Package	Reel Size	Tape width	Quantity
MSP0330D	MSP0330D	TO-252-2L	-	-	2500PCS

**Absolute Maximum Ratings ( $T_C = 25^\circ C$  unless otherwise noted)**

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	$V_{DS}$	-30	V
Gate-Source Voltage	$V_{GS}$	$\pm 20$	V
Drain Current-Continuous	$I_D$	-30	A
Drain Current-Continuous( $T_C = 100^\circ C$ )	$I_D(100^\circ C)$	-21.2	A
Pulsed Drain Current	$I_{DM}$	-70	A
Maximum Power Dissipation	$P_D$	60	W
Derating factor		0.4	W/ $^\circ C$
Single pulse avalanche energy <sup>(Note 5)</sup>	$E_{AS}$	169	mJ
Operating Junction and Storage Temperature Range	$T_J, T_{STG}$	-55 To 175	$^\circ C$

**Thermal Characteristic**

Thermal Resistance, Junction-to-Case <sup>(Note 2)</sup>	$R_{\theta JC}$	2.5	°C/W
--	-----------------	-----	------

**Electrical Characteristics ( $T_C=25^{\circ}\text{C}$  unless otherwise noted)**


Parameter	Symbol	Condition	Min	Typ	Max	Unit
<b>Off Characteristics</b>						
Drain-Source Breakdown Voltage	$BV_{DSS}$	$V_{GS}=0V, I_D=-250\mu A$	-30	-	-	V
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS}=-30V, V_{GS}=0V$	-	-	-1	$\mu A$
Gate-Body Leakage Current	$I_{GSS}$	$V_{GS}=\pm 20V, V_{DS}=0V$	-	-	$\pm 100$	nA
<b>On Characteristics</b> <sup>(Note 3)</sup>						
Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS}=V_{GS}, I_D=-250\mu A$	-1.2	-1.6	-2.5	V
Drain-Source On-State Resistance	$R_{DS(on)}$	$V_{GS}=-10V, I_D=-20A$	-	13	18	m $\Omega$
		$V_{GS}=-4.5V, I_D=-15A$	-	22	30	m $\Omega$
Forward Transconductance	$g_{FS}$	$V_{DS}=-5V, I_D=-20A$	-	25	-	S
<b>Dynamic Characteristics</b> <sup>(Note 4)</sup>						
Input Capacitance	$C_{ISS}$	$V_{DS}=-15V, V_{GS}=0V,$ $F=1.0\text{MHz}$	-	1363	-	PF
Output Capacitance	$C_{OSS}$		-	250	-	PF
Reverse Transfer Capacitance	$C_{RSS}$		-	210	-	PF
<b>Switching Characteristics</b> <sup>(Note 4)</sup>						
Turn-on Delay Time	$t_{d(on)}$	$V_{DD}=-30V, R_L=3\Omega,$ $V_{GS}=-10V, R_G=2.5\Omega$	-	9	-	nS
Turn-on Rise Time	$t_r$		-	10	-	nS
Turn-Off Delay Time	$t_{d(off)}$		-	50	-	nS
Turn-Off Fall Time	$t_f$		-	20	-	nS
Total Gate Charge	$Q_g$	$V_{DS}=-15, I_D=-15A,$ $V_{GS}=-10V$	-	31.2	-	nC
Gate-Source Charge	$Q_{gs}$		-	3.2	-	nC
Gate-Drain Charge	$Q_{gd}$		-	9.2	-	nC
<b>Drain-Source Diode Characteristics</b>						
Diode Forward Voltage <sup>(Note 3)</sup>	$V_{SD}$	$V_{GS}=0V, I_S=-15A$	-	-	-1.2	V
Diode Forward Current <sup>(Note 2)</sup>	$I_S$		-	-	-20	A
Reverse Recovery Time	$t_{rr}$	$T_J = 25^{\circ}\text{C}, I_F = -15A$	-	24	-	nS
Reverse Recovery Charge	$Q_{rr}$	$di/dt = -100A/\mu s$ <sup>(Note 3)</sup>	-	16	-	nC

**Notes:**


1. Repetitive Rating: Pulse width limited by maximum junction temperature.
2. Surface Mounted on FR4 Board,  $t \leq 10$  sec.
3. Pulse Test: Pulse Width  $\leq 300\mu s$ , Duty Cycle  $\leq 2\%$ .
4. Guaranteed by design, not subject to production
5.  $E_{AS}$  condition:  $T_J=25^{\circ}\text{C}, V_{DD}=-15V, V_G=-10V, L=0.5\text{mH}, R_G=25\Omega, I_{AS}=-26A$

**Test Circuit**


**1)  $E_{AS}$  Test Circuit**



**2) Gate Charge Test Circuit**



**3) Switch Time Test Circuit**



Typical Electrical and Thermal Characteristics (Curves)




Figure 1 Output Characteristics




Figure 2 Transfer Characteristics




Figure 3 R<sub>dson</sub>- Drain Current




Figure 4 R<sub>dson</sub>-Junction Temperature




Figure 5 Gate Charge




Figure 6 Source- Drain Diode Forward




Figure 7 Capacitance vs Vds




Figure 9 Power De-rating




Figure 8 Safe Operation Area




Figure 10 ID Current Derating




Figure 11 Normalized Maximum Transient Thermal Impedance

