

-40V(D-S) P-Channel Enhancement Mode Power MOS FET




Lead Free

General Features

- $V_{DS} = -40V, I_D = -5.3A$
 $R_{DS(ON)} < 85m\Omega @ V_{GS} = -10V$
 $R_{DS(ON)} < 120m\Omega @ V_{GS} = -4.5V$
- High density cell design for ultra low R_{dson}
- Fully characterized avalanche voltage and current
- Excellent package for good heat dissipation

Application

- Power switching application
- Hard switched and high frequency circuits
- DC-DC converter




Marking and pin assignment

PIN Configuration



SOT-23-3L top view



Schematic diagram

Package Marking and Ordering Information

Device Marking	Device	Device Package	Reel Size	Tape width	Quantity
	MSP0405L	SOT-23-3L	Ø330mm	12mm	3000 units

Absolute Maximum Ratings ($T_A = 25^\circ C$ unless otherwise noted)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	V_{DS}	-40	V
Gate-Source Voltage	V_{GS}	± 20	V
Drain Current-Continuous	I_D	-5.3	A
Drain Current-Continuous($T_C = 100^\circ C$)	$I_D(100^\circ C)$	-3.65	A
Pulsed Drain Current	I_{DM}	-20	A
Maximum Power Dissipation	P_D	2.0	W
Operating Junction and Storage Temperature Range	T_J, T_{STG}	-55 To 150	$^\circ C$

Thermal Characteristic

Thermal Resistance ,Junction-to-Ambient ^(Note 2)	$R_{\theta JA}$	62.5	$^\circ C/W$
---	-----------------	------	--------------

Electrical Characteristics (T_A=25°C unless otherwise noted)

Parameter	Symbol	Condition	Min	Typ	Max	Unit
Off Characteristics						
Drain-Source Breakdown Voltage	BV _{DSS}	V _{GS} =0V, I _D =-250μA	-40	-	-	V
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} =-40V, V _{GS} =0V	-	-	1	μA
Gate-Body Leakage Current	I _{GSS}	V _{GS} =±20V, V _{DS} =0V	-	-	±100	nA
On Characteristics (Note 3)						
Gate Threshold Voltage	V _{GS(th)}	V _{DS} =V _{GS} , I _D =-250μA	-1.0	-1.9	-3.0	V
Drain-Source On-State Resistance	R _{DS(ON)}	V _{GS} =-10V, I _D =-5A	-	73	85	mΩ
		V _{GS} =-4.5V, I _D =-4A	-	98	120	mΩ
Forward Transconductance	g _{FS}	V _{DS} =-15V, I _D =-3.1A	10	-	-	S
Dynamic Characteristics (Note 4)						
Input Capacitance	C _{iss}	V _{DS} =-20V, V _{GS} =0V, F=1.0MHz	-	600	-	PF
Output Capacitance	C _{oss}		-	90	-	PF
Reverse Transfer Capacitance	C _{rss}		-	70	-	PF
Switching Characteristics (Note 4)						
Turn-on Delay Time	t _{d(on)}	V _{DD} =-20V, R _L =2Ω V _{GS} =-10V, R _{GEN} =3Ω	-	9	-	nS
Turn-on Rise Time	t _r		-	8	-	nS
Turn-Off Delay Time	t _{d(off)}		-	28	-	nS
Turn-Off Fall Time	t _f		-	10	-	nS
Total Gate Charge	Q _g	V _{DS} =-20V, I _D =-5A, V _{GS} =-10V	-	14	-	nC
Gate-Source Charge	Q _{gs}		-	2.9	-	nC
Gate-Drain Charge	Q _{gd}		-	3.8	-	nC
Drain-Source Diode Characteristics						
Diode Forward Voltage (Note 3)	V _{SD}	V _{GS} =0V, I _S =-5A	-	-	1.2	V
Diode Forward Current (Note 2)	I _S		-	-	-5.3	A

Notes:

1. Repetitive Rating: Pulse width limited by maximum junction temperature.
2. Surface Mounted on FR4 Board, t ≤ 10 sec.
3. Pulse Test: Pulse Width ≤ 300μs, Duty Cycle ≤ 2%.
4. Guaranteed by design, not subject to production

Typical Electrical and Thermal Characteristics



Figure 1: Switching Test Circuit




Figure 2: Switching Waveforms




Figure 3 Power Dissipation




Figure 4 Drain Current




Figure 5 Output Characteristics




Figure 6 Drain-Source On-Resistance




Figure 7 Transfer Characteristics




Figure 8 Drain-Source On-Resistance




Figure 9 Rdson vs Vgs




Figure 10 Capacitance vs Vds




Figure 11 Gate Charge




Figure 12 Source- Drain Diode Forward




Figure 13 Safe Operation Area





Figure 14 Normalized Maximum Transient Thermal Impedance

SOT-23-3L Package Information



Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min	Max	Min	Max
A	1.050	1.250	0.041	0.049
A1	0.000	0.100	0.000	0.004
A2	1.050	1.150	0.041	0.045
b	0.300	0.500	0.012	0.020
c	0.100	0.200	0.004	0.008
D	2.820	3.020	0.111	0.119
E	1.500	1.700	0.059	0.067
E1	2.650	2.950	0.104	0.116
e	0.950(BSC)		0.037(BSC)	
e1	1.800	2.000	0.071	0.079
L	0.300	0.600	0.012	0.024
θ	0°	8°	0°	8°

Notes

1. All dimensions are in millimeters.
2. Tolerance $\pm 0.10\text{mm}$ (4 mil) unless otherwise specified
3. Package body sizes exclude mold flash and gate burrs. Mold flash at the non-lead sides should be less than 5 mils.
4. Dimension L is measured in gauge plane.
5. Controlling dimension is millimeter, converted inch dimensions are not necessarily exact.