




-60V(D-S) P-Channel Enhancement Mode Power MOS FET

General Features

- $V_{DS} = -60V, I_D = -4A$
- $R_{DS(ON)} < 120m\Omega @ V_{GS} = -10V$
- $R_{DS(ON)} < 170m\Omega @ V_{GS} = -4.5V$
- High density cell design for ultra low R_{dson}
- Fully characterized avalanche voltage and current
- Excellent package for good heat dissipation

**Lead Free****Marking and pin Assignment****PIN Configuration****SOT-23-3L top view****Schematic diagram****Package Marking and Ordering Information**

Device Marking	Device	Device Package	Reel Size	Tape width	Quantity
	MSP0604L	SOT-23-3L	Ø180mm	8 mm	3000 units

Absolute Maximum Ratings ($T_C = 25^\circ C$ unless otherwise noted)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	V_{DS}	-60	V
Gate-Source Voltage	V_{GS}	± 20	V
Drain Current-Continuous	I_D	-4	A
Pulsed Drain Current	I_{DM}	-12	A
Maximum Power Dissipation	P_D	1.5	W
Operating Junction and Storage Temperature Range	T_J, T_{STG}	-55 To 150	°C

Thermal Characteristic




Thermal Resistance, Junction-to-Ambient ^(Note 2)	$R_{\theta JA}$	83.3	°C/W
---	-----------------	------	------

Electrical Characteristics ($T_C=25^\circ\text{C}$ unless otherwise noted)

Parameter	Symbol	Condition	Min	Typ	Max	Unit
Off Characteristics						
Drain-Source Breakdown Voltage	BV_{DSS}	$V_{\text{GS}}=0\text{V}, I_{\text{D}}=-250\mu\text{A}$	-60	-	-	V
Zero Gate Voltage Drain Current	I_{DSS}	$V_{\text{DS}}=-60\text{V}, V_{\text{GS}}=0\text{V}$	-	-	-1	μA
Gate-Body Leakage Current	I_{GSS}	$V_{\text{GS}}=\pm20\text{V}, V_{\text{DS}}=0\text{V}$	-	-	±100	nA
On Characteristics ^(Note 3)						
Gate Threshold Voltage	$V_{\text{GS}(\text{th})}$	$V_{\text{DS}}=V_{\text{GS}}, I_{\text{D}}=-250\mu\text{A}$	-1.5	-2.2	-3.0	V
Drain-Source On-State Resistance	$R_{\text{DS(ON)}}$	$V_{\text{GS}}=-10\text{V}, I_{\text{D}}=-4\text{A}$	-	106	120	$\text{m}\Omega$
		$V_{\text{GS}}=-4.5\text{V}, I_{\text{D}}=-3\text{A}$	-	135	170	$\text{m}\Omega$
Forward Transconductance	g_{FS}	$V_{\text{DS}}=-5\text{V}, I_{\text{D}}=-4\text{A}$	-	10	-	S
Dynamic Characteristics ^(Note 4)						
Input Capacitance	C_{iss}	$V_{\text{DS}}=-30\text{V}, V_{\text{GS}}=0\text{V}, F=1.0\text{MHz}$	-	930	-	PF
Output Capacitance	C_{oss}		-	85	-	PF
Reverse Transfer Capacitance	C_{rss}		-	35	-	PF
Switching Characteristics ^(Note 4)						
Turn-on Delay Time	$t_{\text{d(on)}}$	$V_{\text{DD}}=-30\text{V}, R_{\text{L}}=7.5\Omega, V_{\text{GS}}=-10\text{V}, R_{\text{G}}=3\Omega$	-	8	-	nS
Turn-on Rise Time	t_{r}		-	4	-	nS
Turn-Off Delay Time	$t_{\text{d(off)}}$		-	32	-	nS
Turn-Off Fall Time	t_{f}		-	7	-	nS
Total Gate Charge	Q_g	$V_{\text{DS}}=-30, I_{\text{D}}=-4\text{A}, V_{\text{GS}}=-10\text{V}$	-	25	-	nC
Gate-Source Charge	Q_{gs}		-	3	-	nC
Gate-Drain Charge	Q_{gd}		-	7	-	nC
Drain-Source Diode Characteristics						
Diode Forward Voltage ^(Note 3)	V_{SD}	$V_{\text{GS}}=0\text{V}, I_{\text{s}}=-4\text{A}$	-		-1.2	V
Diode Forward Current ^(Note 2)	I_{s}		-	-	-4	A
Reverse Recovery Time	t_{rr}	$T_J = 25^\circ\text{C}, I_F = -4\text{A}$ $dI/dt = -100\text{A}/\mu\text{s}$ ^(Note 3)	-	25		nS
Reverse Recovery Charge	Q_{rr}		-	31		nC

Notes:

1. Repetitive Rating: Pulse width limited by maximum junction temperature.
2. Surface Mounted on FR4 Board, $t \leq 10$ sec.
3. Pulse Test: Pulse Width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$.
4. Guaranteed by design, not subject to production

Test Circuit**1) E_{AS} test Circuit****2) Gate charge test Circuit****3) Switch Time Test Circuit**

Typical Electrical and Thermal Characteristics (Curves)




Figure 1 Output Characteristics




Figure 2 Transfer Characteristics




Figure 3 Rdson- Drain Current




Figure 4 Rdson-Junction Temperature




Figure 5 Gate Charge










Figure 6 Source- Drain Diode Forward

**Figure 7 Capacitance vs Vds****Figure 9 BV_{DSS} vs Junction Temperature****Figure 8 Safe Operation Area****Figure 10 ID Current De-rating****Figure 11 Normalized Maximum Transient Thermal Impedance**

SOT-23-3L Package Information



Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min	Max	Min	Max
A	1.050	1.250	0.041	0.049
A1	0.000	0.100	0.000	0.004
A2	1.050	1.150	0.041	0.045
b	0.300	0.500	0.012	0.020
c	0.100	0.200	0.004	0.008
D	2.820	3.020	0.111	0.119
E	1.500	1.700	0.059	0.067
E1	2.650	2.950	0.104	0.116
e	0.950(BSC)		0.037(BSC)	
e1	1.800	2.000	0.071	0.079
L	0.300	0.600	0.012	0.024
θ	0°	8°	0°	8°

Notes

1. All dimensions are in millimeters.
2. Tolerance $\pm 0.10\text{mm}$ (4 mil) unless otherwise specified
3. Package body sizes exclude mold flash and gate burrs. Mold flash at the non-lead sides should be less than 5 mils.
4. Dimension L is measured in gauge plane.
5. Controlling dimension is millimeter, converted inch dimensions are not necessarily exact.