



MSP120N08G

MSP120N08G 80V N-Channel MOSFET

General Description

This Power MOSFET is produced using Maple semi's advanced technology, which provides high performance in on-state resistance, fast switching performance and excellent quality. MSP120N08G suitable device for Synchronous Rectification For Server and general purpose applications.

Features

- 120A, 80V, $R_{DS(TYP)} = 5.5m\Omega @ V_{GS} = 10V$
- Low gate charge (typical 59 nC)
- High ruggedness
- Fast switching
- 100% avalanche tested
- Improved dv/dt capability



Absolute Maximum Ratings T_C = 25°C unless otherwise noted

Symbol	Parameter	MSP120N08G	Units
V _{DSS}	Drain-Source Voltage	80	V
I _D	Drain Current - Continuous (T _C = 25°C)	120	A
	- Continuous (T _C = 100°C)	67	A
I _{DM}	Drain Current - Pulsed (Note 1)	420	A
V _{GSS}	Gate-Source Voltage	±20	V
EAS	Single Pulsed Avalanche Energy (Note 2)	144.5	mJ
I _{AR}	Avalanche Current (Note 1)	120	A
P _D	Power Dissipation (T _C = 25°C)	157	W
	- Derate above 25°C	1.26	W/°C
T _J , T _{STG}	Operating and Storage Temperature Range	-55 to +150	°C
T _L	Maximum lead temperature for soldering purposes, 1/8" from case for 5 seconds	300	°C

* Drain current limited by maximum junction temperature.

Thermal Characteristics

Symbol	Parameter	MSP120N08G	Units
R _{θJC}	Thermal Resistance, Junction-to-Case	0.8	°C/W
R _{θJA}	Thermal Resistance, Junction-to-Ambient	62.5	°C/W

Electrical CharacteristicsT_C = 25°C unless otherwise noted

Symbol	Parameter	Test Conditions	Min	Typ	Max	Units
Off Characteristics						
BV _{DSS}	Drain-Source Breakdown Voltage	V _{GS} = 0 V, I _D = 250 μA	80	--	--	V
ΔBV _{DSS} / ΔT _J	Breakdown Voltage Temperature Coefficient	I _D = 250 μA, Referenced to 25°C	--	0.1	--	V/°C
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} = 64 V, V _{GS} = 0 V	--	--	1	μA
		V _{DS} = 64 V, T _C = 125°C	--	--	10	μA
I _{GSSF}	Gate-Body Leakage Current, Forward	V _{GS} = 20 V, V _{DS} = 0 V	--	--	100	nA
I _{GSSR}	Gate-Body Leakage Current, Reverse	V _{GS} = -20 V, V _{DS} = 0 V	--	--	-100	nA

On Characteristics

V _{GS(th)}	Gate Threshold Voltage	V _{DS} = V _{GS} , I _D = 250 μA	2.0	--	4.0	V
R _{DS(on)}	Static Drain-Source On-Resistance	V _{GS} = 10 V, I _D = 60 A	--	5.5	7.0	mΩ
g _{FS}	Forward Transconductance	V _{DS} = 10 V, I _D = 60 A (Note 3)	--	47	--	S

Dynamic Characteristics

C _{iss}	Input Capacitance	V _{DS} = 40 V, V _{GS} = 0 V, f = 1.0 MHz	--	3841	--	pF
C _{oss}	Output Capacitance		--	34	--	
C _{rss}	Reverse Transfer Capacitance		--	652	--	

Switching Characteristics

t _{d(on)}	Turn-On Delay Time	V _{DS} = 40 V, I _D = 60 A, R _G = 3.0 Ω (Note3, 4)	--	15.6	--	ns
t _r	Turn-On Rise Time		--	32.7	--	
t _{d(off)}	Turn-Off Delay Time		--	24.2	--	
t _f	Turn-Off Fall Time		--	15.1	--	
Q _g	Total Gate Charge	V _{DS} = 40 V, I _D = 60 A, V _{GS} = 10 V (Note 3, 4)	--	59.4	--	nC
Q _{gs}	Gate-Source Charge		--	16.5	--	
Q _{gd}	Gate-Drain Charge		--	12.3	--	

Drain-Source Diode Characteristics and Maximum Ratings

V _{SD}	Drain-Source Diode Forward Voltage	V _{GS} = 0 V, I _S = 60 A	--	0.9	1.2	V
t _{rr}	Reverse Recovery Time	V _{GS} = 0 V, I _S = 60 A,	--	64.3	--	ns
Q _{rr}	Reverse Recovery Charge	di _F / dt = 100 A/us (Note 3)	--	152.7	--	μC

Notes:

1. Repetitive Rating : Pulse width limited by maximum junction temperature
2. I_{AS} = 17A, L=1.0mH, V_{GS} = 10V, Starting T_J = 25°C
3. Pulse Test : Pulse width ≤ 300us, Duty cycle ≤ 2%
4. Essentially independent of operating temperature

Typical Characteristics




Figure 1. On-Region Characteristics




Figure 2. On-Resistance Variation with Drain Current and Gate Voltage




Figure 3. Transfer Characteristics




Figure 4. Body Diode Forward Voltage Variation with Source Current and Temperature




Figure 5. Capacitance Characteristics




Figure 6. Gate Charge Characteristics

Typical Characteristics (Continued)




Figure 7. Maximum Drain Current VS Case Temperature




Figure 8. On-Resistance Variation vs Temperature




Figure 9. Maximum Safe Operating Area




Figure 10. On-Resistance Variation with Gate to Source Voltage








Figure 11. Transient Thermal Response Curve



Gate Charge Test Circuit & Waveform



Resistive Switching Test Circuit & Waveforms



Unclamped Inductive Switching Test Circuit & Waveforms



Peak Diode Recovery dv/dt Test Circuit & Waveforms

