



Microtips Technology

Innovative Solutions. Your Vision. Our Goal.

Specification for 4.2 inch EPD

Model NO. : MT-DEPG0420BNS830F0

This module uses ROHS material

CUSTOMER
APPROVED BY
DATE:

Tel: 1 (888) 499-8477

Fax: (407) 273-0771

E-mail: mtusainfo@microtipsusa.com

Web: www.microtipsusa.com

Revision History

Version	Content	Date	Producer
2.0	New release	2020/11/12	

CONTENTS

1. Over View.....	4
2. Features.....	4
3. Mechanical Specification.....	5
4. Mechanical Drawing of EPD Module.....	6
5. Input/output Pin Assignment.....	7
6. Electrical Characteristics.....	8
6.1 Absolute Maximum Rating.....	8
6.2 Panel DC Characteristics.....	9
7. Command Table.....	15
8. Block Diagram.....	18
9. Typical Application Circuit with SPI Interface.....	19
10 Typical Operating Sequence.....	20
10.1 LUT from OTP Operation Flow.....	20
10.2 LUT from OTP Operation Reference Program Code.....	21
11. Reliability Test.....	22
12. Quality Assurance.....	23
12.1 Environment.....	23
12.2 Illuminance.....	23
12.3 Inspect method.....	23
12.4 Display area.....	23
12.5 Ghosting test method.....	23
13. Packaging.....	27
14. Handling, Safety, and Environment Requirements.....	28

1. Over View

MT-DEPG0420BNS830F0 is an Active Matrix Electrophoretic Display (AM EPD), with interface and a reference system design. The display is capable to display images at 1-bit white, black full display capabilities. The 4.2inch active area contains 300×400 pixels. The module is a TFT-array driving electrophoresis display, with integrated circuits including gate driver, source driver, MCU interface, timing controller, oscillator, DC-DC, SRAM, LUT, VCOM. Module can be used in portable electronic devices, such as Electronic Shelf Label (ESL) System.

2. Features

- ◆ 300×400 pixels display
- ◆ High contrast High reflectance
- ◆ Ultra wide viewing angle Ultra low power consumption
- ◆ Pure reflective mode
- ◆ Bi-stable display
- ◆ Commercial temperature range
- ◆ Landscape portrait modes
- ◆ Hard-coat antiglare display surface
- ◆ Ultra Low current deep sleep mode
- ◆ On chip display RAM
- ◆ Waveform can stored in On-chip OTP or written by MCU
- ◆ Serial peripheral interface available
- ◆ On-chip oscillator
- ◆ On-chip booster and regulator control for generating VCOM, Gate and Source driving voltage
- ◆ I²C signal master interface to read external temperature sensor
- ◆ Support partial update mode
- ◆ Built-in temperature sensor

3. Mechanical Specification

Parameter	Specifications	Unit	Remark
Screen Size	4.2	Inch	
Display Resolution	400(H)×300(V)	Pixel	DPI:120
Active Area	84.8×63.6	mm	
Pixel Pitch	0.212×0.212	mm	
Pixel Configuration	Rectangle		
Outline Dimension	91 (H)×77 (V) ×1.2(D)	mm	
Weight	16.1±0.3	g	


Symbol	Parameter	Conditions	Min	Typ.	Max	Units	Notes
KS	Black State L* value		-	18	20		3-1
	Black Ghosting ΔL		-	1	-		3-1
WS	White State L* value		66	67	-		3-1
	White Ghosting ΔL		-	1	-		3-1
R	White Reflectivity	White	30	34	-	%	3-1
CR	Contrast Ratio	Indoor	15:1	20:1	-		3-1 3-2
GN	2Grey Level	-	-	-	-		
Life		Temp:23±3°C Humidity:55±10%RH		5years			3-3

Notes: 3-1. Luminance meter: Eye-One Pro Spectrophotometer.

3-2. CR=Surface Reflectance with all white pixel/Surface Reflectance with all black pixels.

3-3. When the product is stored. The display screen should be kept white and face up.

4. Mechanical Drawing of EPD Module



5. Input/output Pin Assignment

No.	Name	I/O	Description	Remark
1	NC		Do not connect with other NC pins	Keep Open
2	GDR	O	N-Channel MOSFET Gate Drive Control	
3	RESE	I	Current Sense Input for the Control Loop	
4	NC	NC	Do not connect with other NC pins	Keep Open
5	VSH2	C	Positive Source driving voltage	
6	TSCL	O	I2C Interface to digital temperature sensor Clock pin	
7	TSDA	I/O	I2C Interface to digital temperature sensor Data pin	
8	BS1	I	Bus Interface selection pin	Note 5-5
9	BUSY	O	Busy state output pin	Note 5-4
10	RES#	I	Reset signal input. Active Low.	Note 5-3
11	D/C#	I	Data /Command control pin	Note 5-2
12	CS#	I	Chip select input pin	Note 5-1
13	SCL	I	Serial Clock pin (SPI)	
14	SDA	I/O	Serial Data pin (SPI)	
15	VDDIO	P	Power Supply for interface logic pins It should be connected with VCI	
16	VCI	P	Power Supply for the chip	
17	VSS	P	Ground	
18	VDD	C	Core logic power pin VDD can be regulated internally from VCI. A capacitor should be connected between VDD and VSS	
19	VPP	P	FOR TEST	Keep Open
20	VSH1	C	Positive Source driving voltage	
21	VGH	C	Power Supply pin for Positive Gate driving voltage and VSH1	
22	VSL	C	Negative Source driving voltage	
23	VGL	C	Power Supply pin for Negative Gate driving voltage VCOM and VSL	
24	VCOM	C	VCOM driving voltage	

I = Input Pin, O =Output Pin, I/O = Bi-directional Pin (Input/output), P = Power Pin, C = Capacitor Pin

Note 5-1: This pin (CS#) is the chip select input connecting to the MCU. The chip is enabled for MCU communication only when CS# is pulled LOW.

Note 5-2: This pin is (D/C#) Data/Command control pin connecting to the MCU in 4-wire SPI mode. When the pin is pulled HIGH, the data at SDA will be interpreted as data. When the pin is pulled LOW, the data at SDA will be interpreted as command.

Note 5-3: This pin (RES#) is reset signal input. The Reset is active low.

Note 5-4: This pin is Busy state output pin. When Busy is High, the operation of chip should not be interrupted, command should not be sent. The chip would put Busy pin High when -Outputting display waveform -Communicating with digital temperature sensor

Note 5-5: Bus interface selection pin

BS1 State	MCU Interface
L	4-lines serial peripheral interface(SPI) - 8 bits SPI
H	3- lines serial peripheral interface(SPI) - 9 bits SPI

6. Electrical Characteristics

6.1 Absolute Maximum Rating

Parameter	Symbol	Rating	Unit
Logic supply voltage	VCI	-0.5 to +4.0	V
Logic Input voltage	VIN	-0.5 to VCI +0.5	V
Logic Output voltage	VOUT	-0.5 to VCI +0.5	V
Operating Temp range	TOPR	0 to +50	°C.
Storage Temp range	TSTG	-25 to +70	°C.
Optimal Storage Temp	TSTGo	23±3	°C.
Optimal Storage Humidity	HSTGo	55±10	%RH


Note: Maximum ratings are those values beyond which damages to the device may occur. Functional operation should be restricted to the limits in the Panel DC Characteristics tables.

6.2 Panel DC Characteristics

The following specifications apply for: VSS=0V, VCI=3.0V, TOPR =25°C.

Parameter	Symbol	Condition	Applicable pin	Min.	Typ.	Max.	Unit
Single ground	V _{SS}	-		-	0	-	V
Logic supply voltage	V _{CI}	-	V _{CI}	2.3	3.0	3.6	V
Core logic voltage	V _{DD}		V _{DD}	2.3	3.0	3.6	V
High level input voltage	V _{IH}	-	-	0.7 V _{CI}	-	V _{CI}	V
Low level input voltage	V _{IL}	-	-	0	-	0.3 V _{CI}	V
High level output voltage	V _{OH}	I _{OH} =400uA	-	V _{CI} -0.4	-	-	V
Low level output voltage	V _{OL}	I _{OL} = -400uA	-	0	-	0.4	V
Typical power	P _{TYP}	V _{CI} =3.0V	-	-	12.6	-	mW
Deep sleep mode	P _{STPY}	V _{CI} =3.0V	-	-	0.003	-	mW
Typical operating current	I _{opr_VCI}	V _{CI} =3.0V	-	-	4.2	-	mA
Image update time	-	25 °C	-	-	4	-	sec
Typical peak current	I _{opr_VCI}	2.3~3.6V			50	60	mA
Sleep mode current	I _{slp_VCI}	DC/DC off No clock No input load Ram data retain	-	-	20		uA
Deep sleep mode current	I _{dslp_VCI}	DC/DC off No clock No input load Ram data not retain	-	-	1	5	uA

Notes: 1. The typical power is measured with following transition from horizontal 2 scale pattern to vertical 2 scale pattern.



- The deep sleep power is the consumed power when the panel controller is in deep sleep mode.
- The listed electrical characteristics are only guaranteed under the controller & waveform provided by MT.
- Electrical measurement: Tektronix oscilloscope - MDO3024,
Tektronix current probe - TCP0030A.

6.3 Panel DC Characteristics(Driver IC Internal Regulators)

The following specifications apply for: VSS=0V, VCI=3.0V, TOPR =25°C.

Parameter	Symbol	Condition	Applicable pin	Min.	Typ.	Max.	Unit
VCOM output voltage	VCOM	-	VCOM	-	TBD	-	V
Positive Source output voltage	V _{SH}	-	S ₀ ~S ₃₉₉	+14.5	+15	+15.5	V
Negative Source output voltage	V _{SL}	-	S ₀ ~S ₃₉₉	-15.5	-15	-14.5	V
Positive gate output voltage	V _{gh}	-	G ₀ ~G ₂₉₉	+21	+22	+23	V
Negative gate output voltage	V _{gl}	-	G ₀ ~G ₂₉₉	-21	-20	-19	V

6.4 Panel AC Characteristics

6.4.1 MCU Interface Selection

The pin assignment at different interface mode is summarized in Table 6-4-1. Different MCU mode can be set by hardware selection on BS1 pins. The display panel only supports 4-wire SPI or 3-wire SPI interface mode.

Pin Name	Data/Command Interface		Control Signal		
Bus interface	SDA	SCL	CS#	D/C#	RES#
BS1=L 4-wire SPI	SDA	SCL	CS#	D/C#	RES#
BS1=H 3-wire SPI	SDA	SCL	CS#	L	RES#

6.4.2 MCU Serial Interface (4-wire SPI)


The serial interface consists of serial clock SCL, serial data SDA, D/C#, CS#. This interface supports Write mode and Read mode.

Function	CS#	D/C#	SCL
Write command	L	L	↑
Write data	L	H	↑

Note: ↑ stands for rising edge of signal

In the write mode SDA is shifted into an 8-bit shift register on every rising edge of SCL in the order of D7, D6, ... D0. The level of D/C# should be kept over the whole byte. The data byte in the shift register is written to the Graphic Display Data RAM /Data Byte register or command Byte register according to D/C# pin.


Figure 6-1: Write procedure in 4-wire SPI mode



In the Read mode:

1. After driving CS# to low, MCU need to define the register to be read.
2. SDA is shifted into an 8-bit shift register on every rising edge of SCL in the order of D7, D6, ... D0 with D/C# keep low.
3. After SCL change to low for the last bit of register, D/C# need to drive to high.
4. SDA is shifted out an 8-bit data on every falling edge of SCL in the order of D7, D6, ... D0.
5. Depending on register type, more than 1 byte can be read out. After all byte are read, CS# need to drive to high to stop the read operation.

Figure 6-2: Read procedure in 4-wire SPI mode



6.4.3 MCU Serial Interface (3-wire SPI)


The 3-wire serial interface consists of serial clock SCL, serial data SDA and CS#. This interface also supports Write mode and Read mode.

The operation is similar to 4-wire serial interface while D/C# pin is not used. There are altogether 9-bits will be shifted into the shift register on every ninth clock in sequence: D/C# bit, D7 to D0 bit. The D/C# bit (first bit of the sequential data) will determine the following data byte in the shift register is written to the Display Data RAM (D/C# bit = 1) or the command register (D/C# bit = 0).

Function	CS#	D/C#	SCL
Write command	L	Tie	↑
Write data	L	Tie	↑

Note: ↑ stands for rising edge of signal


Figure 6-3: Write procedure in 3-wire SPI mode



In the Read mode:


1. After driving CS# to low, MCU need to define the register to be read.
2. D/C=0 is shifted thru SDA with one rising edge of SCL
3. SDA is shifted into an 8-bit shift register on every rising edge of SCL in the order of D7, D6, ... D0.
4. D/C=1 is shifted thru SDA with one rising edge of SCL
5. SDA is shifted out an 8-bit data on every falling edge of SCL in the order of D7, D6, ... D0.
6. Depending on register type, more than 1 byte can be read out. After all byte are read, CS# need to drive to high to stop the read operation.

Figure 6-4: Read procedure in 3-wire SPI mode



6.4.4 Interface Timing

The following specifications apply for: VSS=0V, VCI=3.0V, T_{OPR} =25°C.



Changed Diagram

Serial Interface Timing Characteristics

(VCI - VSS = 2.2V to 3.7V, TOPR = 25°C, CL=20pF)

Write mode

Symbol	Parameter	Min	Typ	Max	Unit
fSCL	SCL frequency (Write Mode)			20	MHz
tCSSU	Time CS# has to be low before the first rising edge of SCLK	20			ns
tCSHLD	Time CS# has to remain low after the last falling edge of SCLK	20			ns
tCSHIGH	Time CS# has to remain high between two transfers	100			ns
tSCLHIGH	Part of the clock period where SCL has to remain high	25			ns
tSCLLOW	Part of the clock period where SCL has to remain low	25			ns
tSISU	Time SI (SDA Write Mode) has to be stable before the next rising edge of SCL	10			ns
tSIHLD	Time SI (SDA Write Mode) has to remain stable after the rising edge of SCL	40			ns

Read mode

Symbol	Parameter	Min	Typ	Max	Unit
fSCL	SCL frequency (Read Mode)			2.5	MHz
tCSSU	Time CS# has to be low before the first rising edge of SCLK	100			ns
tCSHLD	Time CS# has to remain low after the last falling edge of SCLK	50			ns
tCSHIGH	Time CS# has to remain high between two transfers	250			ns
tSCLHIGH	Part of the clock period where SCL has to remain high	180			ns
tSCLLOW	Part of the clock period where SCL has to remain low	180			ns
tSOSU	Time SO(SDA Read Mode) will be stable before the next rising edge of SCL		50		ns
tSOHLD	Time SO (SDA Read Mode) will remain stable after the falling edge of SCL		0		ns


7.Command Table

R/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description
0	0	01	0	0	0	0	0	0	0	1	Driver Output control	Gate setting Set A[8:0]=0097h Set B[8:0]=00h
0	1		A7	A6	A5	A4	A3	A2	A1	A0		
0	1		0	0	0	0	0	0	0	A8		
0	1		0	0	0	0	0	0	B2	B1	B0	
0	0	10	0	0	0	1	0	0	0	0	Deep Sleep mode	Deep Sleep mode Control: A[1:0] : Description 00 Normal Mode [POR] 01 Enter Deep Sleep Mode 1 11 Enter Deep Sleep Mode 2 After this command initiated, the chip will enter Deep Sleep Mode, BUSY pad will keep output high. Remark: To Exit Deep Sleep mode, User required to send HWRESET to the driver
0	1		0	0	0	0	0	0	0	A ₀		
0	1		1	A6	A5	A4	A3	A2	A1	A0		
0	1		1	B6	B5	B4	B3	B2	B1	B0		
0	1		1	C6	C5	C4	C3	C2	C1	C0		
0	1		0	0	D5	D4	D3	D2	D1	D0		
0	0	12	0	0	0	1	0	0	1	0	SWRESET	It resets the commands and parameters to their S/W Reset default values except R10h-Deep Sleep Mode During operation, BUSY pad will output high. Note: RAM are unaffected by this command.
0	0	18	0	0	0	1	1	0	0	0	Temperature Sensor Control	Temperature Sensor Selection A[7:0] = 48h [POR], external temperature sensor A[7:0] = 80h Internal temperature sensor
0	1		A7	A6	A5	A4	A3	A2	A1	A0		
0	0	20	0	0	1	0	0	0	0	0	Master Activation	Activate Display Update Sequence The Display Update Sequence Option is located at R22h User should not interrupt this operation to avoid corruption of panel images.


0	0	22	0	0	1	0	0	0	1	0	Display Update Control 2	Display Update Sequence Option: Enable the stage for Master Activation A[7:0]= FFh (POR) Operating sequence Parameter (in Hex) Enable clock signal 80 Disable clock signal 01 Enable clock signal Enable Analog C0 Disable Analog Disable clock signal 03 Enable clock signal Load LUT with DISPLAY Mode 1 Disable clock signal C7 Enable clock signal Enable Analog Display with DISPLAY Mode 2 Disable Analog Disable OSC F7 Enable clock signal Enable Analog Load temperature value DISPLAY with DISPLAY Mode 2 Disable Analog Disable OSC FF
0	1		A7	A6	A5	A4	A3	A2	A1	A0		Enable clock signal Enable Analog Display with DISPLAY Mode 2 Disable Analog Disable OSC F7 Enable clock signal Enable Analog Load temperature value DISPLAY with DISPLAY Mode 2 Disable Analog Disable OSC FF
0	0	2F	0	0	1	0	1	1	1	1	Status Bit Read	Read IC status Bit [POR 0x01] A[5]: HV Ready Detection flag [POR=0] 0: Ready 1: Not Ready A[4]: VCI Detection flag [POR=0] 0: Normal 1: VCI lower than the Detect level A[3]: [POR=0] A[2]: Busy flag [POR=0] 0: Normal 1: BUSY A[1:0]: Chip ID [POR=01] Remark: A[5] and A[4] status are not valid after RESET, they need to be initiated by command 0x14 and command 0x15 respectively

0	0	3C	0	0	1	1	1	1	0	0		Select border waveform for VBD A[7:0] = C0h [POR], set VBD as HiZ. A [7:6] :Select VBD option A[7:6] Select VBD as 00 GS Transition, Defined in A[2] and A[1:0] 01 Fix Level, Defined in A[5:4] 10 VCOM 11[POR] HiZ A [5:4] Fix Level Setting for VBD A[5:4] VBD level 00 VSS 01 VSH1 10 VSL 11 VSH2 A[2] GS Transition control A[2] GS Transition control 0 Follow LUT (Output VCOM @ Yellow) 1 Follow LUT A [1:0] GS Transition setting for VBD A[1:0] VBD Transition 00 LUT0 01 LUT1 10 LUT2 11 LUT3
0	1		A ₇	A ₆	A ₅	A ₄	0	0	A ₁	A ₀		
0	0	44	0	1	0	0	0	1	0	0	Set RAM X - address Start / End position	Specify the start/end positions of the window address in the X direction by an address unit A[4:0]: XSA[4:0], X Start, POR = 00h B[4:0]: XEA[4:0], X End, POR = 0Ch
0	1		0	0	0	A ₄	A ₃	A ₂	A ₁	A ₀		
0	1		0	0	0	B ₄	B ₃	B ₂	B ₁	B ₀		
0	0	45	0	1	0	0	0	1	0	1	Set Ram Y- address Start / End position	Specify the start/end positions of the window address in the Y direction by an address unit A[8:0]: YSA[8:0], Y Start, POR = 00D3h B[8:0]: YEA[8:0], Y End, POR = 0000h
0	1		A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀		
0	1		0	0	0	0	0	0	0	A ₈		
0	1		B ₇	B ₆	B ₅	B ₄	B ₃	B ₂	B ₁	B ₀		
0	1		0	0	0	0	0	0	0	B ₈		
0	0	4E	0	1	0	0	1	1	1	0	Set RAM X address counter	Make initial settings for the RAM X address in the address counter (AC) A[4:0]: XAD[4:0], POR is 00h
0	1		0	0	0	A ₄	A ₃	A ₂	A ₁	A ₀		
0	0	4F	0	1	0	0	1	1	1	1	Set RAM Y address counter	Make initial settings for the RAM Y address in the address counter (AC) A[8:0]: YAD[8:0], POR is 00D3h
0	1		A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀		
0	1		0	0	0	0	0	0	0	A ₈		

8. Block Diagram




9. Typical Application Circuit with SPI Interface



Part Name	Value	Reference Part	Requirements for spare part
C4 C6	1uF	0603;X5R/X7R;Voltage Rating:6v	
C1 C2 C3 C5 C7 C8	1uF	0805; X5R/X7R;Voltage Rating:25v	
C9	0.47uF	0805; X7R;Voltage Rating:25v	
R1	2.2Ohm	0805; 1%	
D1 D2 D3	Diode	MBR0530	
Q1	NMOS	Si1304BDL	
L1	47UH	CDRH2D18/LDNP-470NC	

10 Typical Operating Sequence

10.1 LUT from OTP Operation Flow



10.2 LUT from OTP Operation Reference Program Code

ACTION	VALUE/DATA	COMMENT
POWER ON		
delay	10ms	
PIN CONFIG		
RES#	low	Hardware reset
delay	200us	
RES#	high	
delay	200us	
Read busy pin		Wait for busy low
Command 0x12		Software reset
Read busy pin		Wait for busy low
SET VOLTAGE AND LOAD LUT		
LOAD IMAGE AND UPDATE		
Command 0x4E	Data 0x00	Set Ram X address counter
Command 0x4F	Data 0x2B 0x01	Set Ram Y address counter
Command 0x24	15000bytes	Load BW image (400/8*300)
Command 0x22	Data 0xC7	Image update
Command 0x20		
Read busy pin		Wait for busy low
Command 0x10	Data 0X01	Enter deep sleep mode
POWER OFF		

11. Reliability Test

NO	Test items	Test condition
1	Low-Temperature Storage	T = -25°C, 240 h Test in white pattern
2	High-Temperature Storage	T=+70°C, RH=40%, 240h Test in white pattern
3	High-Temperature Operation	T=+50°C, RH=30%, 240h
4	Low-Temperature Operation	0°C, 240h
5	High-Temperature, High-Humidity Operation	T=40°C, RH=90%, 240h
6	High Temperature, High Humidity Storage	T=60°C, RH=80%, 240h Test in white pattern
7	Temperature Cycle	1 cycle:[-25°C 30min]→[+70 °C 30 min] : 100 cycles Test in white pattern
8	ESD Gun	Air+/-4KV;Contact+/-2KV (Naked EPD display, including IC and FPC area)

Note: 1. Stay white pattern for storage and non-operation test.
 2. Operation is black→white pattern, the interval is 150s.

12. Quality Assurance


12.1 Environment

Temperature: $23 \pm 3^{\circ}\text{C}$
Humidity: $55 \pm 10\% \text{RH}$


12.2 Illuminance

Brightness: 1200~1500LUX; distance: 20-30CM; Angle: Relate 45° surround.

12.3 Inspect method




12.4 Display area



12.5 Ghosting test method

Two-color ghosting is measured with following transition from horizontal 2 scale pattern to vertical 2 scale pattern. The listed optical characteristics are only guaranteed under the controller & waveform provided by MT.



1) Measurement Instruments: X-rite i1Pro


2) Ghosting formula:

W ghosting: $\Delta L = \text{Max} (\Delta L(W-W, B-W)) - \text{Min} (\Delta L(W-W, B-W))$





K ghosting: $\Delta L = \text{Max} (\Delta L(W-B, B-B)) - \text{Min} (\Delta L(W-B, B-B))$



12.6 Inspection standard

12.6.1 Electric inspection standard

NO.	Item	Standard	Defect level	Method	Scope
1	Display	Clear display Display complete Display uniform	MA	Visual inspection	Zone A
2	Black/White spots	 $D \leq 0.3\text{mm}$, Allowed $0.3\text{mm} < D \leq 0.5\text{mm}$ 。 $N \leq 5$, $0.5\text{mm} < D$ Not Allow	MI		
3	Black/White spots (No switch)	 $L \leq 1.0\text{mm}$, $W \leq 0.15\text{mm}$ negligible $1.0\text{mm} < L \leq 4.0\text{mm}$ $0.15\text{mm} < W \leq 0.5\text{mm}$ $N \leq 4$ allowable $L > 4.0\text{mm}$, $W > 0.5\text{mm}$ is not allowed			
4	Ghost image	Allowed in switching process	MI	Visual inspection	
5	Flash dot / Multilateral	Flash points are allowed when switching screens Multilateral colors outside the frame are allowed for fixed screen time	MI	Visual/ Inspection card	Zone A Zone B
6	Segmented display	Selection segments are all displayed, and other segments are not displayed after the selection segment.	MA	Visual inspection	Zone A
7	Short circuit/ Circuit break/ Abnormal Display	Not Allow			

12.6.2 Appearance inspection standard


NO.	Item	Standard	Defect level	Method	Scope
1	B/W spots /Bubble/ Foreign bodies/ Dents	 $D = (L + W) / 2$ $D \leq 0.3\text{mm}$, Allowed $0.3\text{mm} < D \leq 0.5\text{mm}$, $N \leq 5$ $D > 0.5\text{mm}$, Not Allow	MI	Visual inspection	Zone A
2	Glass crack	Not Allow	MA	Visual / Microscope	Zone A Zone B
3	\Dirty	Allowed if can be removed	MI		Zone A Zone B
4	Chips/Scratch/ Edge crown	 $X \leq 3\text{mm}, Y \leq 0.5\text{mm}$  $2\text{mm} \leq X \text{ or } 2\text{mm} \leq Y$ Not Allow  $W \leq 0.1\text{mm}, L \leq 5\text{mm}, n \leq 2$ Edge crown: $X \leq 0.3\text{mm}, Y \leq 3\text{mm}$	MI	Visual / Microscope	Zone A Zone B
5	TFT Cracks	 Not Allow	MA	Visual / Microscope	Zone A Zone B
6	Dirty/ foreign body	Allowed if can be removed/ allow	MI	Visual / Microscope	Zone A / Zone B
7	FPC broken/ FPC oxidation / scratch	  Not Allow	MA	Visual / Microscope	Zone B

8	B/W Line	 $L \leq 1.0\text{mm}$, $W \leq 0.15\text{mm}$ negligible $1.0\text{mm} < L \leq 4.0\text{mm}$ $0.15\text{mm} < W \leq 0.5\text{mm}$ $N \leq 4$ allowable $L > 4.0\text{mm}$, $W > 0.5\text{mm}$ is not allowed	MI	Visual / Ruler	Zone B
9	TFT edge bulge /TFT chromatic aberration	TFT edge bulge: $X \leq 3\text{mm}$, $Y \leq 0.3\text{mm}$ Allowed TFT chromatic aberration :Allowed	MI	Visual / Microscope	Zone A Zone B
10	Electrostatic point	$D \leq 0.25\text{mm}$, allow $0.25\text{mm} < D \leq 0.4\text{mm}$, $n \leq 4$ allow $D > 0.4\text{mm}$ is not allowed ($n \leq 8$ items are allowed within 5 mm in diameter)	MI	Visual / Microscope	Zone A
11	PCB damaged/ Poor welding/ Curl	PCB (Circuit area) damaged Not Allow PCB Poor welding Not Allow PCB Curl $\leq 1\%$	MI	Visual / Ruler	Zone B
12	Edge glue height/ Edge glue bubble	Edge Adhesives $H \leq \text{PS surface}$ (Including protect film) Edge adhesives seep in $\leq 1/2$ Margin width Length excluding Edge adhesives bubble: bubble Width $\leq 1/2$ Margin width; Length $\leq 0.5\text{mm}$. $n \leq 5$	MI		
13	Protect film	Surface scratch but not effect protect function, Allow	MI	Visual Inspection	
14	Silicon glue	Thickness $\leq \text{PS surface (With protect film)}$: Full cover the IC; Shape: The width on the FPC $\leq 0.5\text{mm}$ (Front) The width on the FPC $\leq 1.0\text{mm}$ (Back) smooth surface, No obvious raised.	MI	Visual Inspection	
15	Warp degree (TFT substrate)	 $t \leq 1.5\text{mm}$	MI	Ruler	
16	Color difference in COM area (Silver point area)	Allowed		Visual Inspection	

13. Packaging

EPD PACKING INSTRUCTION					DATE	
DKE-QS. D-010					DESIGN	
					CHECKED	
					APPROVED	


P/N	Customer Code	Ref. P/N	Type	PKG Method	Marking	Surface Marks	Pull Tape
DEPG0420			GLASS	Blister	BACK	None	YES

Packing Materials List					9PCS/LAYER, 20LAYER/CTN, TOTAL 180PCS/CTN.	
List	Model	Materials	Q'ty	Unit		
Carton	7# 417*362*229 mm	corrugate	1	Piece	Pull tape: 	
Inner Carton	7# (INNER) 400*343 *95 mm	corrugate	2	Piece		
Blister	DEPG0420A02 PET 1.0	PET	22	Piece		
Thin foam	295.6*269.6*T1.8~2.0mm	EPE	20	Piece		
Antistatic vacuum bag	450*590*0.075		2	Piece		
Foam board	DKE2251-10	EPE	5	Piece		
PULL TAPE	16*5*T0.05		180	Piece		

Detail:


Blister box:

Note: there are 20 layers of products, divided into 2 inner boxes, and an empty blister box is placed on the top of each inner box, so the number of blister boxes is 22



QUANTITY: 9PCS

The blister box does not need to be rotated



INNER BOX LABEL

型号 (MODEL)	
数量 (QUANTITY)	
批号 (LOT)	

Shipping marks according to customer's requirements

Epaper Identification

QC:	PASS
Model No.	
Quantity	pcs
Date:	
Carton No.	of

14. Handling, Safety, and Environment Requirements

Warning

The display glass may break when it is dropped or bumped on a hard surface. Handle with care. Should the display break, do not touch the electrophoretic material. In case of contact with electrophoretic material, wash with water and soap.

Caution

The display module should not be exposed to harmful gases, such as acid and alkali gases, which corrode electronic components. Disassembling the display module.

Disassembling the display module can cause permanent damage and invalidates the warranty agreements.

Observe general precautions that are common to handling delicate electronic components. The glass can break and front surfaces can easily be damaged. Moreover the display is sensitive to static electricity and other rough environmental conditions.

Data sheet status	
Product specification	This data sheet contains final product specifications.
Limiting values	
Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.	
Application information	
Where application information is given, it is advisory and does not form part of the specification.	
Product Environmental certification	
ROHS	
REMARK	
All The specifications listed in this document are guaranteed for module only. Post-assembled operation or component(s) may impact module performance or cause unexpected effect or damage and therefore listed specifications is not warranted after any Post-assembled operation.	
Transport environment	
When the humidity of transportation environment is between 45%RH~70%RH, the product can be stored for 30 days, and the product can be stored for 10 days if it is lower or higher than this range	