

# DRAM MODULE

**2 MEG x 36, 4 MEG x 18**  
FAST PAGE MODE (MT24D236)  
LOW POWER,  
EXTENDED REFRESH (MT24D236 L)

## FEATURES

- Industry-standard pinout in a 72-pin single-in-line package
- High-performance CMOS silicon-gate process
- Single 5V ±10% power supply
- All device pins are TTL-compatible
- Low power, 72mW (18.4mW L-version) standby; 2,536mW active, typical
- Refresh modes:  $\overline{RAS}$  ONLY,  $\overline{CAS}$ -BEFORE- $\overline{RAS}$  (CBR) and HIDDEN; optional Extended Refresh
- 1,024-cycle refresh distributed across 16ms or 1,024-cycle Extended Refresh distributed across 128ms
- FAST PAGE MODE access cycle
- Multiple  $\overline{RAS}$  lines allow x18 or x36 width

## OPTIONS

- Timing
  - 60ns access -6
  - 70ns access -7
  - 80ns access -8
- Packages
  - Leadless 72-pin SIMM M
  - Leadless 72-pin SIMM (gold) G
- Power/Refresh
  - Normal Power/16ms Blank
  - Low Power/128ms L
- Part Number Example: MT24D236G-6 L

## MARKING




## GENERAL DESCRIPTION

The MT24D236 is a randomly accessed solid-state memory containing 2,097,152 words organized in a x36 configuration. During READ or WRITE cycles, each bit is uniquely addressed through the 20 address bits, which are entered 10 bits (A0-A9) at a time.  $\overline{RAS}$  is used to latch the first 10 bits and  $\overline{CAS}$  the latter 10 bits. A READ or WRITE cycle is selected with the  $\overline{WE}$  input. A logic HIGH on  $\overline{WE}$  dictates READ mode while a logic LOW on  $\overline{WE}$  dictates WRITE mode. During a WRITE cycle, data-in (D) is latched by the falling edge of  $\overline{WE}$  or  $\overline{CAS}$ , whichever occurs last. EARLY WRITE occurs when  $\overline{WE}$  goes LOW prior to  $\overline{CAS}$  going LOW, and the output pin(s) remain open (High-Z) until the next  $\overline{CAS}$  cycle.

## PIN ASSIGNMENT (Top View)

### 72-Pin SIMM (DE-13)



PIN #	SYMBOL	PIN #	SYMBOL	PIN #	SYMBOL	PIN #	SYMBOL
1	Vss	19	NC	37	DQ18	55	DQ13
2	DQ1	20	DQ5	38	DQ36	56	DQ31
3	DQ19	21	DQ23	39	Vss	57	DQ14
4	DQ2	22	DQ6	40	CAS0	58	DQ32
5	DQ20	23	DQ24	41	CAS2	59	Vcc
6	DQ3	24	DQ7	42	CAS3	60	DQ33
7	DQ21	25	DQ25	43	CAST	61	DQ15
8	DQ4	26	DQ8	44	RAS0	62	DQ34
9	DQ22	27	DQ26	45	RAS1	63	DQ16
10	Vcc	28	A7	46	NC	64	DQ35
11	NC	29	NC	47	WE	65	DQ17
12	A0	30	Vcc	48	NC	66	NC
13	A1	31	A8	49	DQ10	67	PRD1
14	A2	32	A9	50	DQ28	68	PRD2
15	A3	33	RAS3	51	DQ11	69	PRD3
16	A4	34	RAS2	52	DQ29	70	PRD4
17	A5	35	DQ27	53	DQ12	71	NC
18	A6	36	DQ9	54	DQ30	72	Vss

FAST PAGE MODE operations allow faster data operations (READ or WRITE) within a row-address-defined (A0-A9) page boundary. The FAST PAGE MODE cycle is always initiated with a row-address strobed-in by  $\overline{RAS}$  followed by a column-address strobed-in by  $\overline{CAS}$ .  $\overline{CAS}$  may be toggled-in by holding  $\overline{RAS}$  LOW and strobing-in different column-addresses, thus executing faster memory cycles. Returning  $\overline{RAS}$  HIGH terminates the FAST PAGE MODE operation.

Returning  $\overline{RAS}$  and  $\overline{CAS}$  HIGH terminates a memory cycle and decreases chip current to a reduced standby level. Also, the chip is preconditioned for the next cycle during the  $\overline{RAS}$  HIGH time. Memory cell data is retained in its


**DRAM MODULE**

correct state by maintaining power and executing any  $\overline{\text{RAS}}$  cycle (READ, WRITE) or  $\overline{\text{RAS}}$  REFRESH cycle ( $\overline{\text{RAS}}$  ONLY, CBR or HIDDEN) so that all 1,024 combinations of  $\overline{\text{RAS}}$  addresses (A0-A9) are executed at least every 16ms (128ms on L-version), regardless of sequence.

For x18 applications, the corresponding DQ and  $\overline{\text{CAS}}$  pins must be connected together (DQ1 to DQ17, DQ2 to DQ18 and so forth, and CAS0 to CAS2 and CAS1 to CAS3). Each  $\overline{\text{RAS}}$  is then a bank select for the x18 memory organization.

**FUNCTIONAL BLOCK DIAGRAM**

**DRAM MODULE**



**TRUTH TABLE**

FUNCTION		RAS	CAS	WE	ADDRESSES		DATA-IN/OUT
					'R	'C	DQ1-DQ36
Standby		H	H→X	X	X	X	High-Z
READ		L	L	H	ROW	COL	Data-Out
EARLY WRITE		L	L	L	ROW	COL	Data-In
FAST-PAGE-MODE READ	1st Cycle	L	H→L	H	ROW	COL	Data-Out
	2nd Cycle	L	H→L	H	n/a	COL	Data-Out
FAST-PAGE-MODE WRITE	1st Cycle	L	H→L	L	ROW	COL	Data-In
	2nd Cycle	L	H→L	L	n/a	COL	Data-In
RAS ONLY REFRESH		L	H	X	ROW	n/a	High-Z
HIDDEN REFRESH	READ	L→H→L	L	H	ROW	COL	Data-Out
	WRITE	L→H→L	L	L	ROW	COL	Data-In
CBR REFRESH		H→L	L	H	X	X	High-Z
Extended CBR REFRESH (L-version)		H→L	L	H	X	X	High-Z

**DRAM MODULE**

**PRESENCE-DETECT**

SYMBOL	-6	-7	-8
PRD1	NC	NC	NC
PRD2	NC	NC	NC
PRD3	NC	Vss	NC
PRD4	NC	NC	Vss

**ABSOLUTE MAXIMUM RATINGS\***

Voltage on Vcc Supply Relative to Vss ..... -1V to +7V  
 Operating Temperature, T<sub>A</sub> (ambient) ..... 0°C to +70°C  
 Storage Temperature (plastic) ..... -55°C to +150°C  
 Power Dissipation ..... 24W  
 Short Circuit Output Current ..... 50mA

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS**

(Notes: 1, 3, 6, 22) (V<sub>CC</sub> = 5V ±10%)

**DRAM MODULE**

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	V <sub>CC</sub>	4.5	5.5	V	
Input High (Logic 1) Voltage, all inputs	V <sub>IH</sub>	2.4	V <sub>CC</sub> +1	V	
Input Low (Logic 0) Voltage, all inputs	V <sub>IL</sub>	-1.0	0.8	V	
INPUT LEAKAGE CURRENT Any input 0V ≤ V <sub>IN</sub> ≤ 6.5V (All other pins not under test = 0V) for each package input	CAS0-CAS3	I <sub>I1</sub>	-12	12	μA
	A0-A9, WE	I <sub>I2</sub>	-48	48	μA
	RAS0-RAS3	I <sub>I3</sub>	-12	12	μA
OUTPUT LEAKAGE CURRENT (Q is disabled; 0V ≤ V <sub>OUT</sub> ≤ 5.5V) for each package input	DQ1-DQ36	I <sub>OZ</sub>	-10	10	μA
OUTPUT LEVELS Output High Voltage (I <sub>OUT</sub> = -5mA) Output Low Voltage (I <sub>OUT</sub> = 4.2mA)	V <sub>OH</sub>	2.4		V	
	V <sub>OL</sub>		0.4	V	

PARAMETER/CONDITION	SYMBOL	MAX			UNITS	NOTES
		-6	-7	-8		
STANDBY CURRENT: (TTL) ( $\overline{\text{RAS}} = \overline{\text{CAS}} = V_{IH}$ )	I <sub>CC1</sub>	48	48	48	mA	
STANDBY CURRENT: (CMOS) ( $\overline{\text{RAS}} = \overline{\text{CAS}} = V_{CC} - 0.2V$ )	I <sub>CC2</sub>	24	24	24	mA	
		4.8	4.8	4.8	mA	24
OPERATING CURRENT: Random READ/WRITE Average power supply current (RAS, CAS, Address Cycling: <sup>1</sup> RC = <sup>1</sup> RC [MIN])	I <sub>CC3</sub>	1264	1144	1024	mA	2, 22, 26
OPERATING CURRENT: FAST PAGE MODE Average power supply current (RAS = V <sub>IL</sub> , CAS, Address Cycling: <sup>1</sup> PC = <sup>1</sup> PC [MIN])	I <sub>CC4</sub>	944	824	704	mA	2, 22, 26
REFRESH CURRENT: $\overline{\text{RAS}}$ ONLY Average power supply current (RAS Cycling, $\overline{\text{CAS}} = V_{IH}$ : <sup>1</sup> RC = <sup>1</sup> RC [MIN])	I <sub>CC5</sub>	1264	1144	1024	mA	22, 26
REFRESH CURRENT: CBR Average power supply current (RAS, CAS, Address Cycling: <sup>1</sup> RC = <sup>1</sup> RC [MIN])	I <sub>CC6</sub>	1264	1144	1024	mA	19, 22
REFRESH CURRENT: Extended CBR Average power supply current during Extended Refresh: CAS = 0.2V or CBR cycling; $\overline{\text{RAS}} = \text{1RAS (MIN)}$ WE = V <sub>CC</sub> - 0.2V; A0-A9 and D18 = V <sub>CC</sub> - 0.2V or 0.2V (D18 may be left open); <sup>1</sup> RC = 125μs (1,024 rows at 125μs = 128ms)	I <sub>CC7</sub>	6.4	6.4	6.4	mA	19, 22, 24, 27

**CAPACITANCE**

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance: A0-A9	C11		140	pF	17
Input Capacitance: $\overline{WE}$	C12		188	pF	17
Input Capacitance: $\overline{RAS0}$ , $\overline{RAS1}$ , $\overline{RAS2}$ , $\overline{RAS3}$	C13		50	pF	17
Input Capacitance: $\overline{CAS0}$ , $\overline{CAS1}$ , $\overline{CAS2}$ , $\overline{CAS3}$	C14		50	pF	17
Input/Output Capacitance: DQ1-DQ36	C10		18	pF	17

**ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS**

(Notes: 3, 4, 5, 6, 7, 10, 11, 16, 21) ( $V_{CC} = 5V \pm 10\%$ )

AC CHARACTERISTICS	SYM	-6		-7		-8		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX		
Random READ or WRITE cycle time	$^1RC$	110		130		150		ns	
READ WRITE cycle time	$^1RWC$	n/a		n/a		n/a		ns	21
FAST-PAGE-MODE READ or WRITE cycle time	$^1PC$	35		40		45		ns	
FAST-PAGE-MODE READ-WRITE cycle time	$^1PRWC$	n/a		n/a		n/a		ns	21
Access time from $\overline{RAS}$	$^1RAC$		60		70		80	ns	8
Access time from $\overline{CAS}$	$^1CAC$		15		20		20	ns	9
Access time from column-address	$^1AA$		30		35		40	ns	
Access time from $\overline{CAS}$ precharge	$^1CPA$		35		40		45	ns	
$\overline{RAS}$ pulse width	$^1RAS$	60	100,000	70	100,000	80	100,000	ns	
$\overline{RAS}$ pulse width (FAST PAGE MODE)	$^1RASP$	60	100,000	70	100,000	80	100,000	ns	
$\overline{RAS}$ hold time	$^1RSH$	15		20		20		ns	
$\overline{RAS}$ precharge time	$^1RP$	40		50		60		ns	
$\overline{CAS}$ pulse width	$^1CAS$	15	100,000	20	100,000	20	100,000	ns	
$\overline{CAS}$ hold time	$^1CSH$	60		70		80		ns	
$\overline{CAS}$ precharge time	$^1CPN$	10		10		10		ns	18
$\overline{CAS}$ precharge time (FAST PAGE MODE)	$^1CP$	10		10		10		ns	
$\overline{RAS}$ to $\overline{CAS}$ delay time	$^1RCD$	20	45	20	50	20	60	ns	13
$\overline{CAS}$ to $\overline{RAS}$ precharge time	$^1CRP$	10		10		10		ns	
Row-address setup time	$^1ASR$	0		0		0		ns	
Row-address hold time	$^1RAH$	10		10		10		ns	
$\overline{RAS}$ to column-address delay time	$^1RAD$	15	30	15	35	15	40	ns	23
Column-address setup time	$^1ASC$	0		0		0		ns	
Column-address hold time	$^1CAH$	10		15		15		ns	
Column-address hold time (referenced to $\overline{RAS}$ )	$^1AR$	45		50		55		ns	
Column-address to $\overline{RAS}$ lead time	$^1RAL$	30		35		40		ns	
Read command setup time	$^1RCS$	0		0		0		ns	
Read command hold time (referenced to $\overline{CAS}$ )	$^1RCH$	0		0		0		ns	14
Read command hold time (referenced to $\overline{RAS}$ )	$^1RRH$	0		0		0		ns	14

**DRAM MODULE**

**ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS**

(Notes: 3, 4, 5, 6, 7, 10, 11, 16, 21) ( $V_{CC} = 5V \pm 10\%$ )

**DRAM MODULE**


AC CHARACTERISTICS		-6		-7		-8			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
CAS to output in Low-Z	$t_{CLZ}$	0		0		0		ns	
Output buffer turn-off delay	$t_{OFF}$	3	20	3	20	3	20	ns	12, 25
WE command setup time	$t_{WCS}$	0		0		0		ns	
Write command hold time	$t_{WCH}$	10		15		15		ns	
Write command hold time (referenced to RAS)	$t_{WCR}$	45		55		60		ns	
Write command pulse width	$t_{WP}$	10		15		15		ns	
Write command to RAS lead time	$t_{RWL}$	15		20		20		ns	
Write command to CAS lead time	$t_{CWL}$	15		20		20		ns	
Data-in setup time	$t_{DS}$	0		0		0		ns	15
Data-in hold time	$t_{DH}$	10		15		15		ns	15
Data-in hold time (referenced to RAS)	$t_{DHR}$	45		55		60		ns	
Transition time (rise or fall)	$t_T$	3	50	3	50	3	50	ns	5, 16
Refresh period (1,024 cycles)	$t_{REF}$		16/128*		16/128*		16/128*	ms	
RAS to CAS precharge time	$t_{RPC}$	0		0		0		ns	
CAS setup time (CBR REFRESH)	$t_{CSR}$	10		10		10		ns	19
CAS hold time (CBR REFRESH)	$t_{CHR}$	15		15		15		ns	19
WE hold time (CBR REFRESH)	$t_{WRH}$	10		10		10		ns	28
WE setup time (CBR REFRESH)	$t_{WRP}$	10		10		10		ns	28
WE hold time (WCBR test cycle)	$t_{WTH}$	10		10		10		ns	28
WE setup time (WCBR test cycle)	$t_{WTS}$	10		10		10		ns	28

\*L-version only


**NOTES**

1. All voltages referenced to  $V_{SS}$ .
2.  $I_{CC}$  is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the output open.
3. An initial pause of 100 $\mu$ s is required after power-up followed by any eight RAS REFRESH cycles (RAS ONLY or CBR with WE HIGH) before proper device operation is assured. The eight RAS cycle wake-ups should be repeated any time the  $t_{REF}$  refresh requirement is exceeded.
4. AC characteristics assume  $t_T = 5ns$ .
5.  $V_{IH}$  (MIN) and  $V_{IL}$  (MAX) are reference levels for measuring timing of input signals. Transition times are measured between  $V_{IH}$  and  $V_{IL}$ .
6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range ( $0^{\circ}C \leq T_A \leq 70^{\circ}C$ ) is assured.
7. Measured with a load equivalent to two TTL gates and 100pF.
8. Assumes that  $t_{RCD} < t_{RCD} (MAX)$ . If  $t_{RCD}$  is greater than the maximum recommended value shown in this table,  $t_{RAC}$  will increase by the amount that  $t_{RCD}$  exceeds the value shown.
9. Assumes that  $t_{RCD} \geq t_{RCD} (MAX)$ .
10. If  $\overline{CAS} = V_{IH}$ , data output is High-Z.
11. If  $\overline{CAS} = V_{IL}$ , data output may contain data from the last valid READ cycle.
12.  $t_{OFF} (MAX)$  defines the time at which the output achieves the open circuit condition and is not referenced to  $V_{OH}$  or  $V_{OL}$ .
13. Operation within the  $t_{RCD} (MAX)$  limit ensures that  $t_{RAC} (MAX)$  can be met.  $t_{RCD} (MAX)$  is specified as a reference point only; if  $t_{RCD}$  is greater than the specified  $t_{RCD} (MAX)$  limit, then access time is controlled exclusively by  $t_{CAC}$ .
14. Either  $t_{RCH}$  or  $t_{RRH}$  must be satisfied for a READ cycle.
15. These parameters are referenced to  $\overline{CAS}$  leading edge in EARLY WRITE cycles.
16. In addition to meeting the transition rate specification, all input signals must transit between  $V_{IH}$  and  $V_{IL}$  (or between  $V_{IL}$  and  $V_{IH}$ ) in a monotonic manner.
17. This parameter is sampled. Capacitance is measured using MIL-STD-883C, Method 3012.1 (1 MHz AC,  $V_{CC} = 5V$ , DC bias = 2.4V at 15mV RMS).
18. If  $\overline{CAS}$  is LOW at the falling edge of RAS, data-out (Q) will be maintained from the previous cycle. To initiate a new cycle and clear the data-out buffer,  $\overline{CAS}$  must be pulsed HIGH for  $t_{CP}$ .
19. On-chip refresh and address counters are enabled.
20. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case,  $\overline{WE} = LOW$ .
21. LATE WRITE, READ WRITE or READ-MODIFY-WRITE cycles are not available due to  $\overline{OE}$  being grounded on all 4 Meg DRAMs.
22.  $I_{CC}$  is dependent on cycle rates.
23. Operation within the  $t_{RAD} (MAX)$  limit ensures that  $t_{RCD} (MAX)$  can be met.  $t_{RAD} (MAX)$  is specified as a reference point only; if  $t_{RAD}$  is greater than the specified  $t_{RAD} (MAX)$  limit, then access time is controlled exclusively by  $t_{AA}$ .
24. Applies to L-version only.
25. The 3ns minimum is a parameter guaranteed by design.
26. Column-address changed once each cycle.
27. Extended refresh current is reduced as  $t_{RAS}$  is reduced from its maximum specification during the extended refresh cycle.
28.  $t_{WTS}$  and  $t_{WTH}$  are setup and hold specifications for the  $\overline{WE}$  pin being held LOW to enable the JEDEC test mode (with CBR timing constraints). These two parameters are the inverts of  $t_{WRP}$  and  $t_{WRH}$  in the CBR REFRESH cycle.

READ CYCLE



EARLY WRITE CYCLE




DON'T CARE  
 UNDEFINED


DRAM MODULE



**FAST-PAGE-MODE READ CYCLE**




**FAST-PAGE-MODE EARLY-WRITE CYCLE**




 DON'T CARE  
 UNDEFINED

**RAS ONLY REFRESH CYCLE**  
(ADDR = A0-A9; WE = DON'T CARE)




**FAST-PAGE-MODE READ-EARLY-WRITE CYCLE**  
(Pseudo READ-MODIFY-WRITE)




- NOTE:**
1. Do not drive data prior to tristate:  $t_{CPP}(\text{MIN})$  or  $t_{CP}(\text{whichever is greater}) + t_{DS}(\text{MIN})$  + any guardband between data-out and driving the bus with the new data-in.
  2. Assumes D and Q are tied together.

**CBR REFRESH CYCLE**  
(A0-A9 = DON'T CARE)




**EXTENDED CBR REFRESH CYCLE**<sup>24</sup>  
(A0-A9 = DON'T CARE)



▨ DON'T CARE  
▩ UNDEFINED

**DRAM MODULE**

**HIDDEN REFRESH CYCLE<sup>20</sup>**  
**( $\overline{WE}$  = HIGH)**



**DRAM MODULE**