

NAND Flash Memory

MT29F2G08ABAGAWP-IT:G, MT29F2G08ABAGAH4-IT:G, MT29F2G08ABBGAH4-IT:G

Features

- Open NAND Flash Interface (ONFI) 1.0-compliant¹
- Single-level cell (SLC) technology
- Organization
 - Page size x8: 2176 bytes (2048 + 128 bytes)
 - Block size: 64 pages (128K + 8K bytes)
 - Plane size: 2 planes x 1024 blocks per plane
 - Device size: 2Gb: 2048 blocks
- Asynchronous I/O performance
- ^tRC/^tWC: 20ns/20ns (3.3V), 30ns/30ns (1.8V)
- Array performance
 - Read page: 25µs
- Program page: 200µs (TYP, 3.3V/1.8V)
- Erase block: 2ms (TYP)
- Command set: ONFI NAND Flash Protocol
- Advanced command set
 - Program page cache mode
 - Read page cache mode
 - Permanent block locking (blocks 47:0)
 - One-time programmable (OTP) mode
 - Block lock
 - Programmable drive strength
 - Two-plane commands (Available with ECC off only)
 - Read unique ID
 - Internal data move
- Operation status byte provides software method for detecting
 - Operation completion
 - Pass/Fail condition
 - Write-protect status
- Ready/Busy# (R/B#) signal provides a hardware method of detecting operation completion
- WP# signal: Write protect entire device


- Blocks 7-0 are valid when shipped from factory with ECC. For minimum required ECC, see Error Management.
- RESET (FFh) required as first command after power-on
- Alternate method of device initialization after power-up (contact factory)
- Internal data move operations supported within the plane from which data is read
- Quality and reliability
 - Endurance: 100,000 PROGRAM/ERASE cycles
 - Data retention: JESD47G-compliant; see qualification report
 - Additional: Uncycled data retention: 10 years 24/7 @ 85°C
- Operating voltage range
 - V_{CC}: 2.7–3.6V
 - V_{CC}: 1.7-1.95V
- Operating temperature:
 - Industrial (IT): –40°C to +85°C
- Package
 - 48-pin TSOP type 1, CPL²
 - 63-ball VFBGA
 - Notes: 1. The ONFI 1.0 specification is available at www.onfi.org.
 - 2. CPL = Center parting line.



Part Numbering Information

Micron NAND Flash devices are available in different configurations and densities. Verify valid part numbers by using Micron's part catalog search at www.micron.com. To compare features and specifications by device type, visit www.micron.com/products. Contact the factory for devices not found.

Figure 1: Marketing Part Number Chart



Contents

General Description	
Signal Descriptions	
Signal Assignments	10
Package Dimensions	12
Architecture	
Device and Array Organization	15
Asynchronous Interface Bus Operation	16
Asynchronous Enable/Standby	
Asynchronous Commands	16
Asynchronous Addresses	18
Asynchronous Data Input	19
Asynchronous Data Output	20
Write Protect#	21
Ready/Busy#	
Device Initialization	
Power Cycle Requirements	26
Block Lock Feature	27
WP# and Block Lock	27
UNLOCK (23h-24h)	
LOCK (2Ah)	30
LOCK TIGHT (2Ch)	31
BLOCK LOCK READ STATUS (7Ah)	32
Command Definitions	
Reset Operations	
RESET (FFh)	
Identification Operations	
READ ID (90h)	
READ ID Parameter Tables	
READ PARAMETER PAGE (ECh)	
Parameter Page Data Structure Tables	
READ UNIQUE ID (EDh)	
Feature Operations	
SET FEATURES (EFh)	
GET FEATURES (EEh)	
Status Operations	
READ STATUS (70h)	
READ STATUS ENHANCED (78h)	
Column Address Operations	
RANDOM DATA READ (05h-E0h)	
RANDOM DATA READ TWO-PLANE (06h-E0h)	
RANDOM DATA INPUT (85h)	
PROGRAM FOR INTERNAL DATA INPUT (85h)	
Read Operations	
READ MODE (00h)	
READ PAGE (00h-30h)	
READ PAGE CACHE SEQUENTIAL (31h)	
READ PAGE CACHE RANDOM (00h-31h)	
READ PAGE CACHE LAST (3Fh)	
Program Operations	
PROGRAM PAGE (80h-10h)	66



PROGRAM PAGE CACHE (80h-15h)	
PROGRAM PAGE TWO-PLANE (80h-11h)	
Erase Operations	
ERASE BLOCK (60h-D0h)	
ERASE BLOCK TWO-PLANE (60h-D1h)	
Internal Data Move Operations	
READ FOR INTERNAL DATA MOVE (00h-35h)	
PROGRAM FOR INTERNAL DATA MOVE (85h–10h)	
PROGRAM FOR INTERNAL DATA MOVE TWO-PLANE (85h-11h)	
Block Lock Feature	
WP# and Block Lock	
UNLOCK (23h-24h)	
LOCK (2Ah)	
LOCK TIGHT (2Ch)	
BLOCK LOCK READ STATUS (7Ah)	
PROTECT Command	
PROTECTION Command Details	83
One-Time Programmable (OTP) Operations	
Legacy OTP Commands	
OTP DATA PROGRAM (80h-10h)	
RANDOM DATA INPUT (85h)	
OTP DATA PROTECT (80h-10)	86
OTP DATA READ (00h-30h)	87
Two-Plane Operations	89
Two-Plane Addressing	89
Interleaved Die (Multi-LUN) Operations	
ECC Protection	99
Error Management 1	
Electrical Specifications 1	
Electrical Specifications – DC Characteristics and Operating Conditions 1	104
Electrical Specifications – AC Characteristics and Operating Conditions 1	106
Electrical Specifications – Program/Erase Characteristics 1	
Asynchronous Interface Timing Diagrams 1	
Revision History 1	120
Rev. E – 05/17 1	120
Rev. D – 11/16 1	120
Rev. C – 10/16 1	120
Rev. B – 7/16 1	120
Rev. A – 1/16 1	120



List of Figures

	Marketing Part Number Chart	
	48-Pin TSOP – Type 1, CPL (Top View)	
Figure 3:	63-Ball VFBGA, x8 (Balls Down, Top View)	11
Figure 4:	48-Pin TSOP – Type 1, CPL (WP)	12
Figure 5:	63-Ball VFBGA (H4) 9mm x 11mm	13
Figure 6:	NAND Flash Die (LUN) Functional Block Diagram	14
Figure 7:	Array Organization	15
Figure 8:	Asynchronous Command Latch Cycle	17
Figure 9:	Asynchronous Address Latch Cycle	18
Figure 10:	Asynchronous Data Input Cycles	19
Figure 11:	Asynchronous Data Output Cycles	20
Figure 12:	Asynchronous Data Output Cycles (EDO Mode)	21
	READ/BUSY# Open Drain	
	^t Fall and ^t Rise (3.3VV _{CC})	
	I_{OL} vs. Rp ($V_{CC} = 3.3VV_{CC}$)	
	$T_{\rm C}$ vs. Rp	
	R/B# Power-On Behavior	
	Flash Array Protected: Invert Area Bit = 0	
	Flash Array Protected: Invert Area Bit = 1	
	UNLOCK Operation	
	LOCK Operation	
	LOCK TIGHT Operation	
	PROGRAM/ERASE Issued to Locked Block	
	BLOCK LOCK READ STATUS	
	BLOCK LOCK Flowchart	
	RESET (FFh) Operation	
	READ ID (90h) with 00h Address Operation	
	READ ID (90h) with 20h Address Operation	
	READ PARAMETER (ECh) Operation	
	READ UNIQUE ID (EDh) Operation	
Figure 31	SET FEATURES (EFh) Operation	46
	GET FEATURES (EEh) Operation	
	READ STATUS (70h) Operation	
	READ STATUS ENHANCED (78h) Operation	
Figure 35	RANDOM DATA READ (05h-E0h) Operation	53
Figure 36:	RANDOM DATA READ TWO-PLANE (06h-E0h) Operation	54
	RANDOM DATA INPUT (85h) Operation	
	PROGRAM FOR INTERNAL DATA INPUT (85h) Operation	
Figure 30.	READ PAGE (00h-30h) Operation	61
Figure 40:	READ PAGE (00h-30h) Operation with Internal ECC Enabled	61
	READ PAGE (001-501) Operation with Internal ECC Enabled	
	READ PAGE CACHE SEQUENTIAL (311) Operation	
	READ PAGE CACHE LAST (3Fh) Operation	
	PROGRAM PAGE (80h-10h) Operation	
	PROGRAM PAGE CACHE (80h–15h) Operation (Start)	
	PROGRAM PAGE CACHE (80h–15h) Operation (End)	
	PROGRAM PAGE TWO-PLANE (80h–11h) Operation	
	ERASE BLOCK (60h-D0h) Operation	
	ERASE BLOCK TWO-PLANE (60h–D1h) Operation	
Figure 50:	READ FOR INTERNAL DATA MOVE (00h-35h) Operation	74



Figure 51.	READ FOR INTERNAL DATA MOVE (00h–35h) with RANDOM DATA READ (05h–E0h)	74
	INTERNAL DATA MOVE (85h-10h) with Internal ECC Enabled	
	INTERNAL DATA MOVE (85h-10h) with RANDOM DATA INPUT with Internal ECC Enabled	
	PROGRAM FOR INTERNAL DATA MOVE (85h–10h) Operation	
	PROGRAM FOR INTERNAL DATA MOVE (85h-10h) with RANDOM DATA INPUT (85h)	
	PROGRAM FOR INTERNAL DATA MOVE TWO-PLANE (85h-11h) Operation	
	Flash Array Protected: Invert Area Bit = 0	
	Flash Array Protected: Invert Area Bit = 1	
	UNLOCK Operation	
	LOCK Operation	
	LOCK TIGHT Operation	
Figure 62:	PROGRAM/ERASE Issued to Locked Block	80
Figure 63:	BLOCK LOCK READ STATUS	81
Figure 64:	BLOCK LOCK Flowchart	82
	Address and Command Cycles	
Figure 66:	OTP DATA PROGRAM (After Entering OTP Operation Mode)	85
Figure 67:	OTP DATA PROGRAM Operation with RANDOM DATA INPUT (After Entering OTP Operation Mode)	.86
Figure 68:	OTP DATA PROTECT Operation (After Entering OTP Protect Mode)	87
	OTP DATA READ	
Figure 70:	OTP DATA READ with RANDOM DATA READ Operation	88
Figure 71:	TWO-PLANE PAGE READ	90
	TWO-PLANE PAGE READ with RANDOM DATA READ	
Figure 73:	TWO-PLANE PROGRAM PAGE	91
Figure 74:	TWO-PLANE PROGRAM PAGE with RANDOM DATA INPUT	92
Figure 75:	TWO-PLANE PROGRAM PAGE CACHE MODE	93
Figure 76:	TWO-PLANE INTERNAL DATA MOVE	94
	TWO-PLANE INTERNAL DATA MOVE with TWO-PLANE RANDOM DATA READ	
Figure 78:	TWO-PLANE INTERNAL DATA MOVE with RANDOM DATA INPUT	96
	TWO-PLANE BLOCK ERASE	
	TWO-PLANE/MULTIPLE-DIE READ STATUS Cycle	
	RESET Operation	
	READ STATUS Cycle	
Figure 83:	READ STATUS ENHANCED Cycle	111
	READ PARAMETER PAGE	
Figure 85:	READ PAGE	112
	READ PAGE Operation with CE# "Don't Care"	
Figure 87:	RANDOM DATA READ	113
	READ PAGE CACHE SEQUENTIAL	
0	READ PAGE CACHE RANDOM	
	READ ID Operation	
Figure 91:	PROGRAM PAGE Operation	116
	PROGRAM PAGE Operation with CE# "Don't Care"	
	PROGRAM PAGE Operation with RANDOM DATA INPUT	
	PROGRAM PAGE CACHE	
0	PROGRAM PAGE CACHE Ending on 15h	
0	INTERNAL DATA MOVE	
Figure 97:	ERASE BLOCK Operation	119

List of Tables

Table 1: S	Signal Definitions	. 9
	Array Addressing	
	Asynchronous Interface Mode Selection	
Table 4: I	Power Cycle Requirements	26
Table 5: I	Block Lock Address Cycle Assignments	29
Table 6: I	Block Lock Status Register Bit Definitions	32
	Command Set	
	Fwo-Plane Command Set	
	READ ID Parameters for Address 00h	
	READ ID Parameters for Address 20h	
	Parameter Page Data Structure	
	Feature Address Definitions	
	Feature Address 90h – Array Operation Mode	
Table 14:	Feature Addresses 01h: Timing Mode	47
	Feature Addresses 80h: Programmable I/O Drive Strength	
	Feature Addresses 81h: Programmable R/B# Pull-Down Strength	
Table 17:	Status Register Definition	50
	Block Lock Address Cycle Assignments	
Table 19:	Block Lock Status Register Bit Definitions	81
	Spare Area Mapping (x8)	
	ECC Status 1	
	Error Management Details 1	
	Absolute Maximum Ratings 1	
	Recommended Operating Conditions 1	
Table 25:	Valid Blocks 1	.02
	Capacitance 1	
	Test Conditions 1	
	DC Characteristics and Operating Conditions (3.3V) 1	
	DC Characteristics and Operating Conditions (1.8V) 1	
	AC Characteristics: Command, Data, and Address Input (3.3V) 1	
	AC Characteristics: Command, Data, and Address Input (1.8V) 1	
	AC Characteristics: Normal Operation (3.3V) 1	
	AC Characteristics: Normal Operation (1.8V) 1	
Table 34:	Program/Erase Characteristics 1	.09



2Gb: x8 NAND Flash Memory General Description

General Description

Micron NAND Flash devices include an asynchronous data interface for high-performance I/O operations. These devices use a highly multiplexed 8-bit bus (I/Ox) to transfer commands, address, and data. There are five control signals used to implement the asynchronous data interface: CE#, CLE, ALE, WE#, and RE#. Additional signals control hardware write protection and monitor device status (R/B#).

This hardware interface creates a low pin-count device with a standard pinout that remains the same from one density to another, enabling future upgrades to higher densities with no board redesign.

A target is the unit of memory accessed by a chip enable signal. A target contains one or more NAND Flash die. An NAND Flash die is the minimum unit that can independently execute commands and report status. An NAND Flash die, in the ONFI specification, is referred to as a logical unit (LUN). There is at least one NAND Flash die per chip enable signal. For further details, see Device and Array Organization.



2Gb: x8 NAND Flash Memory Signal Descriptions

Signal Descriptions

Table 1: Signal Definitions

Signal ¹	Туре	Description ²
ALE	Input	Address latch enable: Loads an address from I/O[7:0] into the address register.
CE#	Input	Chip enable: Enables or disables one or more die (LUNs) in a target.
CLE	Input	Command latch enable: Loads a command from I/O[7:0] into the command register.
LOCK	Input	When LOCK is HIGH during power-up, the BLOCK LOCK function is enabled. To disable the BLOCK LOCK, connect LOCK to V_{SS} during power-up, or leave it disconnected (internal pull-down).
RE#	Input	Read enable: Transfers serial data from the NAND Flash to the host system.
WE#	Input	Write enable: Transfers commands, addresses, and serial data from the host system to the NAND Flash.
WP#	Input	Write protect: Enables or disables array PROGRAM and ERASE operations.
I/O[7:0] (x8)	I/O	Data inputs/outputs: The bidirectional I/Os transfer address, data, and command information.
R/B#	Output	Ready/busy: An open-drain, active-low output that requires an external pull-up resistor. This signal indicates target array activity.
V _{cc}	Supply	V _{cc} : Power supply
V _{SS}	Supply	V _{ss} : Ground connection
NC	-	No connect: NCs are not internally connected. They can be driven or left unconnected.
DNU	_	Do not use: DNUs must be left unconnected.

Notes: 1. See Device and Array Organization for detailed signal connections.


2. See Asynchronous Interface Bus Operation for detailed asynchronous interface signal descriptions.



2Gb: x8 NAND Flash Memory Signal Assignments

Signal Assignments


Figure 2: 48-Pin TSOP – Type 1, CPL (Top View)



- Notes: 1. These pins might not be bonded in the package; however, Micron recommends that the customer connect these balls to the designated external s ources for ONFI compatibility.
 - 2. LOCK function is supported for both 3V/1.8V device in M79A; In M69A, for the 3V device, P38 changes to DNU but for the 1.8V device, P38 is LOCK

2Gb: x8 NAND Flash Memory Signal Assignments

Figure 3: 63-Ball VFBGA, x8 (Balls Down, Top View)




- Notes: 1. These balls might not be bonded in the package; however, Micron recommends that the customer connect these balls to the designated external sources for ONFI compatibility.
 - 2. LOCK function is supported for both 3V/1.8V device in M79A; In M69A, for the 3V device, G5 changes to DNU but for the 1.8V device, G5 is LOCK



2Gb: x8 NAND Flash Memory Package Dimensions

Package Dimensions

Figure 4: 48-Pin TSOP – Type 1, CPL (WP)




Note: 1. All dimensions are in millimeters.



2Gb: x8 NAND Flash Memory Package Dimensions

Figure 5: 63-Ball VFBGA (H4) 9mm x 11mm



Note: 1. All dimensions are in millimeters.



2Gb: x8 NAND Flash Memory Architecture


Architecture

These devices use NAND Flash electrical and command interfaces. Data, commands, and addresses are multiplexed onto the same pins and received by I/O control circuits. The commands received at the I/O control circuits are latched by a command register and are transferred to control logic circuits for generating internal signals to control device operations. The addresses are latched by an address register and sent to a row decoder to select a row address, or to a column decoder to select a column address.

Data is transferred to or from the NAND Flash memory array, byte by byte (x8), through a data register and a cache register.

The NAND Flash memory array is programmed and read using page-based operations and is erased using block-based operations. During normal page operations, the data and cache registers act as a single register. During cache operations, the data and cache registers operate independently to increase data throughput. The status register reports the status of die operations.

Figure 6: NAND Flash Die (LUN) Functional Block Diagram



Note: 1. The LOCK pin is not supported on 3V devices.



2Gb: x8 NAND Flash Memory Device and Array Organization

Device and Array Organization

Figure 7: Array Organization




Table 2: Array Addressing

Cycle	I/07	I/06	I/05	I/04	I/03	I/02	I/01	I/00
First	CA7	CA6	CA5	CA4	CA3	CA2	CA1	CA0
Second	LOW	LOW	LOW	LOW	CA11	CA10	CA9	CA8
Third	BA7	BA6	PA5	PA4	PA3	PA2	PA1	PA0
Fourth	BA15	BA14	BA13	BA12	BA11	BA10	BA9	BA8
Fifth	LOW	BA16						

Notes: 1. Block address concatenated with page address = actual page address. CAx = column address; PAx = page address; BAx = block address.

- 2. If CA11 is 1, then CA[10:7] must be 0.
- 3. BA6 controls plane selection.



Asynchronous Interface Bus Operation

The bus on the device is multiplexed. Data I/O, addresses, and commands all share the same pins. I/O[15:8] are used only for data in the x16 configuration. Addresses and commands are always supplied on I/O[7:0].

The command sequence typically consists of a COMMAND LATCH cycle, address input cycles, and one or more data cycles, either READ or WRITE.

Mode ¹	CE#	CLE	ALE	WE#	RE#	l/Ox	WP#
Standby ²	н	Х	Х	Х	Х	Х	0V/V _{CC}
Command input	L	Н	L		Н	х	Н
Address input	L	L	Н		Н	х	Н
Data input	L	L	L		Н	Х	Н
Data output	L	L	L	Н	₹	Х	X
Write protect	Х	Х	Х	Х	Х	Х	L

Table 3: Asynchronous Interface Mode Selection

- Notes: 1. Mode selection settings for this table: H = Logic level HIGH; L = Logic level LOW; $X = V_{H}$ or V_{IL} .
 - 2. WP# should be biased to CMOS LOW or HIGH for standby.

Asynchronous Enable/Standby

When the device is not performing an operation, the CE# pin is typically driven HIGH and the device enters standby mode. The memory will enter standby if CE# goes HIGH while data is being transferred and the device is not busy. This helps reduce power consumption.

The CE# "Don't Care" operation enables the NAND Flash to reside on the same asynchronous memory bus as other Flash or SRAM devices. Other devices on the memory bus can then be accessed while the NAND Flash is busy with internal operations. This capability is important for designs that require multiple NAND Flash devices on the same bus.

A HIGH CLE signal indicates that a command cycle is taking place. A HIGH ALE signal signifies that an ADDRESS INPUT cycle is occurring.

Asynchronous Commands


An asynchronous command is written from I/O[7:0] to the command register on the rising edge of WE# when CE# is LOW, ALE is LOW, CLE is HIGH, and RE# is HIGH.

Commands are typically ignored by die (LUNs) that are busy (RDY = 0); however, some commands, including READ STATUS (70h) and READ STATUS ENHANCED (78h), are accepted by die (LUNs) even when they are busy.

For devices with a x16 interface, I/O[15:8] must be written with zeros when a command is issued.



Figure 8: Asynchronous Command Latch Cycle






Asynchronous Addresses

An asynchronous address is written from I/O[7:0] to the address register on the rising edge of WE# when CE# is LOW, ALE is HIGH, CLE is LOW, and RE# is HIGH.

Bits that are not part of the address space must be LOW (see Device and Array Organization). The number of cycles required for each command varies. Refer to the command descriptions to determine addressing requirements.

Addresses are typically ignored by die (LUNs) that are busy (RDY = 0); however, some addresses are accepted by die (LUNs) even when they are busy; for example, like address cycles that follow the READ STATUS ENHANCED (78h) command.

Figure 9: Asynchronous Address Latch Cycle






Asynchronous Data Input

Data is written from I/O[7:0] to the cache register of the selected die (LUN) on the rising edge of WE# when CE# is LOW, ALE is LOW, CLE is LOW, and RE# is HIGH.

Data input is ignored by die (LUNs) that are not selected or are busy (RDY = 0). Data is written to the data register on the rising edge of WE# when CE#, CLE, and ALE are LOW, and the device is not busy.

Data is input on I/O[7:0] on x8 devices and on I/O[15:0] on x16 devices.

Figure 10: Asynchronous Data Input Cycles





Asynchronous Data Output

Data can be output from a die (LUN) if it is in a READY state. Data output is supported following a READ operation from the NAND Flash array. Data is output from the cache register of the selected die (LUN) to I/O[7:0] on the falling edge of RE# when CE# is LOW, ALE is LOW, CLE is LOW, and WE# is HIGH.

If the host controller is using a ^tRC of 30ns or greater, the host can latch the data on the rising edge of RE# (see the figure below for proper timing). If the host controller is using a ^tRC of less than 30ns, the host can latch the data on the next falling edge of RE#.

Using the READ STATUS ENHANCED (78h) command prevents data contention following an interleaved die (multi-LUN) operation. After issuing the READ STATUS EN-HANCED (78h) command, to enable data output, issue the READ MODE (00h) command.

Data output requests are typically ignored by a die (LUN) that is busy (RDY = 0); however, it is possible to output data from the status register even when a die (LUN) is busy by first issuing the READ STATUS or READ STATUS ENHANCED (78h) command.





Figure 11: Asynchronous Data Output Cycles



Figure 12: Asynchronous Data Output Cycles (EDO Mode)



Write Protect#

The write protect# (WP#) signal enables or disables PROGRAM and ERASE operations to a target. When WP# is LOW, PROGRAM and ERASE operations are disabled. When WP# is HIGH, PROGRAM and ERASE operations are enabled.

It is recommended that the host drive WP# LOW during power-on until $\rm V_{CC}$ is stable to prevent inadvertent PROGRAM and ERASE operations (see Device Initialization for additional details).

WP# must be transitioned only when the target is not busy and prior to beginning a command sequence. After a command sequence is complete and the target is ready, WP# can be transitioned. After WP# is transitioned, the host must wait ^tWW before issuing a new command.

The WP# signal is always an active input, even when CE# is HIGH. This signal should not be multiplexed with other signals.

Ready/Busy#

The ready/busy# (R/B#) signal provides a hardware method of indicating whether a target is ready or busy. A target is busy when one or more of its die (LUNs) are busy (RDY = 0). A target is ready when all of its die (LUNs) are ready (RDY = 1). Because each die (LUN) contains a status register, it is possible to determine the independent status of each die (LUN) by polling its status register instead of using the R/B# signal (see Status Operations for details regarding die (LUN) status).

This signal requires a pull-up resistor, Rp, for proper operation. R/B# is HIGH when the target is ready, and transitions LOW when the target is busy. The signal's open-drain driver enables multiple R/B# outputs to be OR-tied. Typically, R/B# is connected to an interrupt pin on the system controller.



The combination of Rp and capacitive loading of the R/B# circuit determines the rise time of the R/B# signal. The actual value used for Rp depends on the system timing requirements. Large values of Rp cause R/B# to be delayed significantly. Between the 10% and 90% points on the R/B# waveform, the rise time is approximately two time constants (T_C).

$$T_{C} = R \times C$$

Where R = Rp (resistance of pull-up resistor), and C = total capacitive load.

The fall time of the R/B# signal is determined mainly by the output impedance of the R/B# signal and the total load capacitance. Approximate Rp values using a circuit load of 100pF are provided in Figure 16 (page 24).

The minimum value for Rp is determined by the output drive capability of the R/B# signal, the output voltage swing, and $V_{\rm CC}$.

$$Rp = \frac{V_{CC} (MAX) - V_{OL} (MAX)}{I_{OL} + \Sigma_{IL}}$$

Where $\boldsymbol{\Sigma}_{\mathsf{IL}}$ is the sum of the input currents of all devices tied to the R/B# pin.

Figure 13: READ/BUSY# Open Drain







Figure 14: ^tFall and ^tRise (3.3V V_{CC})



- Notes: 1. ^tFall and ^tRise calculated at 10% and 90% points.
 - 2. ^tRise dependent on external capacitance and resistive loading and output transistor impedance.
 - 3. ^tRise primarily dependent on external pull-up resistor and external capacitive loading.
 - 4. ^tFall = 10ns at 3.3V.
 - 5. See T_C values in Figure 16 (page 24) for approximate Rp value and T_C .









Figure 16: T_C vs. Rp





Device Initialization

Micron NAND Flash devices are designed to prevent data corruption during power transitions. V_{CC} is internally monitored. (The WP# signal supports additional hardware protection during power transitions.) When ramping V_{CC} , use the following procedure to initialize the device:

- 1. Ramp V_{CC} .
- 2. The host must wait for R/B# to be valid and HIGH before issuing RESET (FFh) to any target. The R/B# signal becomes valid when 50µs has elapsed since the beginning the V_{CC} ramp, and 10µs has elapsed since V_{CC} reaches $V_{CC,min}$.
- 3. If not monitoring R/B#, the host must wait at least 100 μ s after V_{CC} reaches V_{CC,min}. If monitoring R/B#, the host must wait until R/B# is HIGH.
- 4. The asynchronous interface is active by default for each target. Each LUN draws less than an average of $10mA (I_{ST})$ measured over intervals of 1ms until the RESET (FFh) command is issued.
- 5. The RESET (FFh) command must be the first command issued to all targets (CE#s) after the NAND Flash device is powered on. Each target will be busy for 1ms after a RESET command is issued. The RESET busy time can be monitored by polling R/B# or issuing the READ STATUS (70h) command to poll the status register.
- 6. The device is now initialized and ready for normal operation.




Figure 17: R/B# Power-On Behavior



Power Cycle Requirements

Upon power-down the NAND device requires a maximum voltage and minimum time that the host must hold V_{CC} and V_{CCQ} below the voltage prior to power-on.

Table 4: Power Cycle Requirements

Parameter	Value	Unit
Maximum V _{CC} /V _{CCQ}	100	mV
Minimum time below maximum voltage	100	ns



Block Lock Feature

The block lock feature protects either the entire device or ranges of blocks from being programmed and erased. Using the block lock feature is preferable to using WP# to prevent PROGRAM and ERASE operations.

Block lock is enabled and disabled at power-on through the LOCK pin. At power-on, if LOCK is LOW, all BLOCK LOCK commands are disabled. However if LOCK is HIGH at power-on, the BLOCK LOCK commands are enabled and, by default, all the blocks on the device are protected, or locked, from PROGRAM and ERASE operations, even if WP# is HIGH.

Before the contents of the device can be modified, the device must first be unlocked. Either a range of blocks or the entire device may be unlocked. PROGRAM and ERASE operations complete successfully only in the block ranges that have been unlocked. Blocks, once unlocked, can be locked again to protect them from further PROGRAM and ERASE operations.

Blocks that are locked can be protected further, or locked tight. When locked tight, the device's blocks can no longer be locked or unlocked.

WP# and Block Lock

The following is true when the block lock feature is enabled:

- Holding WP# LOW locks all blocks, provided the blocks are not locked tight.
- If WP# is held LOW to lock blocks, then returned to HIGH, a new UNLOCK command must be issued to unlock blocks.

UNLOCK (23h-24h)

By default at power-on, if LOCK is HIGH, all the blocks are locked and protected from PROGRAM and ERASE operations. The UNLOCK (23h) command is used to unlock a range of blocks. Unlocked blocks have no protection and can be programmed or erased.

The UNLOCK command uses two registers, a lower boundary block address register and an upper boundary block address register, and the invert area bit to determine what range of blocks are unlocked. When the invert area bit = 0, the range of blocks within the lower and upper boundary address registers are unlocked. When the invert area bit = 1, the range of blocks outside the boundaries of the lower and upper boundary address registers are unlocked. The lower boundary block address must be less than the upper boundary block address. The figures below show examples of how the lower and upper boundary address registers work with the invert area bit.

To unlock a range of blocks, issue the UNLOCK (23h) command followed by the appropriate address cycles that indicate the lower boundary block address. Then issue the 24h command followed by the appropriate address cycles that indicate the upper boundary block address. The least significant page address bit, PA0, should be set to 1 if setting the invert area bit; otherwise, it should be 0. The other page address bits should be 0.

Only one range of blocks can be specified in the lower and upper boundary block address registers. If after unlocking a range of blocks the UNLOCK command is again issued, the new block address range determines which blocks are unlocked. The previous unlocked block address range is not retained.



2Gb: x8 NAND Flash Memory Block Lock Feature

Figure 18: Flash Array Protected: Invert Area Bit = 0





Figure 19: Flash Array Protected: Invert Area Bit = 1





2Gb: x8 NAND Flash Memory Block Lock Feature


Table 5: Block Lock Address Cycle Assignments

ALE Cycle	I/O[15:8] ¹	I/07	I/O6	I/O5	I/04	I/O3	I/O2	I/O1	I/O0
First	LOW	BA7	BA6	LOW	LOW	LOW	LOW	LOW	Invert area bit ²
Second	LOW	BA15	BA14	BA13	BA12	BA11	BA10	BA9	BA8
Third	LOW	LOW	LOW	LOW	LOW	LOW	LOW	BA17	BA16

Notes: 1. I/O[15:8] is applicable only for x16 devices.

2. Invert area bit is applicable for 24h command; it may be LOW or HIGH for 23h command.

Figure 20: UNLOCK Operation





LOCK (2Ah)

By default at power-on, if LOCK is HIGH, all the blocks are locked and protected from PROGRAM and ERASE operations. If portions of the device are unlocked using the UN-LOCK (23h) command, they can be locked again using the LOCK (2Ah) command. The LOCK command locks all of the blocks in the device. Locked blocks are write-protected from PROGRAM and ERASE operations.

To lock all of the blocks in the device, issue the LOCK (2Ah) command.

When a PROGRAM or ERASE operation is issued to a locked block, R/B# goes LOW for ^tLBSY. The PROGRAM or ERASE operation does not complete. Any READ STATUS command reports bit 7 as 0, indicating that the block is protected.

The LOCK (2Ah) command is disabled if LOCK is LOW at power-on or if the device is locked tight.

Figure 21: LOCK Operation

CLE	
CE#	
WE#	
l/Ox	2Ah LOCK command



2Gb: x8 NAND Flash Memory Block Lock Feature

LOCK TIGHT (2Ch)

The LOCK TIGHT (2Ch) command prevents locked blocks from being unlocked and also prevents unlocked blocks from being locked. When this command is issued, the UN-LOCK (23h) and LOCK (2Ah) commands are disabled. This provides an additional level of protection against inadvertent PROGRAM and ERASE operations to locked blocks.

To implement LOCK TIGHT in all of the locked blocks in the device, verify that WP# is HIGH and then issue the LOCK TIGHT (2Ch) command.

When a PROGRAM or ERASE operation is issued to a locked block that has also been locked tight, R/B# goes LOW for ^tLBSY. The PROGRAM or ERASE operation does not complete. The READ STATUS (70h) command reports bit 7 as 0, indicating that the block is protected. PROGRAM and ERASE operations complete successfully to blocks that were not locked at the time the LOCK TIGHT command was issued.

After the LOCK TIGHT command is issued, the command cannot be disabled via a software command. Lock tight status can be disabled only by power cycling the device or toggling WP#. When the lock tight status is disabled, all of the blocks become locked, the same as if the LOCK (2Ah) command had been issued.

The LOCK TIGHT (2Ch) command is disabled if LOCK is LOW at power-on.

Figure 22: LOCK TIGHT Operation







Figure 23: PROGRAM/ERASE Issued to Locked Block



BLOCK LOCK READ STATUS (7Ah)


The BLOCK LOCK READ STATUS (7Ah) command is used to determine the protection status of individual blocks. The address cycles have the same format, as shown below, and the invert area bit should be set LOW. On the falling edge of RE# the I/O pins output the block lock status register, which contains the information on the protection status of the block.

Table 6: Block Lock Status Register Bit Definitions

Block Lock Status Register Definitions	I/O[7:3]	I/O2 (Lock#)	I/O1 (LT#)	I/O0 (LT)
Block is locked tight	Х	0	0	1
Block is locked	Х	0	1	0
Block is unlocked, and device is locked tight	Х	1	0	1
Block is unlocked, and device is not locked tight	Х	1	1	0

Note: 1. $X = V_{IH}$ or V_{IL} .


Figure 24: BLOCK LOCK READ STATUS





2Gb: x8 NAND Flash Memory Block Lock Feature

Figure 25: BLOCK LOCK Flowchart





2Gb: x8 NAND Flash Memory Command Definitions

Command Definitions

Table 7: Command Set

Command	Command Cycle #1	Number of Valid Address Cycles	Data Input Cycles	Command Cycle #2	Valid While Selected LUN is Busy ¹	Valid While Other LUNs are Busy ¹	Notes
Reset Operations							
RESET	FFh	0	_	-	Yes	Yes	-
Identification Operatio	n		1				1
READ ID	90h	1	_	-	No	No	-
READ PARAMETER PAGE	ECh	1	_	-	No	No	_
READ UNIQUE ID	EDh	1	_	-	No	No	_
Feature Operations					<u> </u>		1
GET FEATURES	EEh	1	_	-	No	No	-
SET FEATURES	EFh	1	4	-	No	No	-
Status Operations					<u> </u>		1
READ STATUS	70h	0	_	_	Yes		_
READ STATUS EN- HANCED	78h	3	_	-	Yes	Yes	2
Column Address Opera	tions				I		
RANDOM DATA READ	05h	2	_	E0h	No	Yes	_
RANDOM DATA INPUT	85h	2	Optional	_	No	Yes	_
PROGRAM FOR INTERNAL DATA MOVE	85h	5	Optional	-	No	Yes	3
READ Operations	11						1
READ MODE	00h	0	_	_	No	Yes	_
READ PAGE	00h	5	_	30h	No	Yes	_
READ PAGE CACHE SE- QUENTIAL	31h	0	-	-	No	Yes	4
READ PAGE CACHE RANDOM	00h	5	_	31h	No	Yes	4
READ PAGE CACHE LAST	3Fh	0	_	_	No	Yes	4
Program Operations	11				I		
PROGRAM PAGE	80h	5	Yes	10h	No	Yes	2
PROGRAM PAGE CACHE	80h	5	Yes	15h	No	Yes	2, 5
Erase Operations	I			I			
ERASE BLOCK	60h	3	_	D0h	No	Yes	-
Internal Data Move Op	erations		I		I		1
READ FOR INTERNAL DATA MOVE	00h	5	-	35h	No	Yes	3



2Gb: x8 NAND Flash Memory Command Definitions

Table 7: Command Set (Continued)

Command	Command Cycle #1	Number of Valid Address Cycles	Data Input Cycles	Command Cycle #2	Valid While Selected LUN is Busy ¹	Valid While Other LUNs are Busy ¹	Notes			
PROGRAM FOR INTER- NAL DATA MOVE	85h	5	Optional	10h	No	Yes	-			
Block Lock Operations										
BLOCK UNLOCK LOW	23h	3	_	-	No	Yes	-			
BLOCK UNLOCK HIGH	24h	3	_	-	No	Yes	-			
BLOCK LOCK	2Ah	-	_	-	No	Yes	-			
BLOCK LOCK-TIGHT	2Ch	-	_	-	No	Yes	-			
BLOCK LOCK READ STATUS	7Ah	3	_	-	No	Yes	-			
BOOT BLOCK PROTECT	-	-	-	-	No	Yes				
BOOT BLOCK PROTECT	83h	5	-	10h	No	Yes				
One-Time Programmable (OTP) Operations										
OTP DATA LOCK BY BLOCK (ONFI)	80h	5	No	10h	No	No	6			
OTP DATA PROGRAM (ONFI)	80h	5	Yes	10h	No	No	6			
OTP DATA READ (ONFI)	00h	5	No	30h	No	No	6			

Notes: 1. Busy means RDY = 0.

- 2. These commands can be used for interleaved die (multi-LUN) operations (see Interleaved Die Multi-LUN Operations).
- 3. Do not cross plane address boundaries when using READ for INTERNAL DATA MOVE and PROGRAM for INTERNAL DATA MOVE.
- Issuing a READ PAGE CACHE series (31h, 00h-31h, 00h-32h, 3Fh) command when the array is busy (RDY = 1, ARDY = 0) is supported if the previous command was a READ PAGE (00h-30h) or READ PAGE CACHE series command; otherwise, it is prohibited.
- Issuing a PROGRAM PAGE CACHE (80h-15h) command when the array is busy (RDY = 1, ARDY = 0) is supported if the previous command was a PROGRAM PAGE CACHE (80h-15h) command; otherwise, it is prohibited.
- 6. OTP commands can be entered only after issuing the SET FEATURES command with the feature address.

Table 8: Two-Plane Command Set

Command	Com- mand Cycle #1	Number of Valid Address Cycles	Com- mand Cycle #2	Number of Valid Address Cycles	Com- mand Cycle #3	Valid While Selected LUN is Busy	Other LUNs	Notes
READ PAGE TWO- PLANE	00h	5	00h	5	30h	No	Yes	



2Gb: x8 NAND Flash Memory Command Definitions

Table 8: Two-Plane Command Set (Continued)

Command	Com- mand Cycle #1	Number of Valid Address Cycles	Com- mand Cycle #2	Number of Valid Address Cycles	Com- mand Cycle #3	Valid While Selected LUN is Busy	Valid While Other LUNs are Busy	Notes
READ FOR TWO- PLANE INTERNAL DATA MOVE	00h	5	00h	5	35h	No	Yes	1
RANDOM DATA READ TWO-PLANE	06h	5	E0h	-	-	No	Yes	2
PROGRAM PAGE TWO-PLANE	80h	5	11h-80h	5	10h	No	Yes	
PROGRAM PAGE CACHE MODE TWO- PLANE	80h	5	11h-80h	5	15h	No	Yes	
PROGRAM FOR TWO-PLANE INTER- NAL DATA MOVE	85h	5	11h-85h	5	10h	No	Yes	1
BLOCK ERASE TWO- PLANE	60h	3	D1h-60h	3	D0h	No	Yes	3

Notes: 1. Do not cross plane boundaries when using READ FOR INTERNAL DATA MOVE TWO-PLANE or PROGRAM FOR TWO-PLANE INTERNAL DATA MOVE.

2. The RANDOM DATA READ TWO-PLANE command is limited to use with the PAGE READ TWO-PLANE command.

3. D1h command can be omitted.



2Gb: x8 NAND Flash Memory Reset Operations

Reset Operations

RESET (FFh)


The RESET command is used to put the memory device into a known condition and to abort the command sequence in progress.

READ, PROGRAM, and ERASE commands can be aborted while the device is in the busy state. The contents of the memory location being programmed or the block being erased are no longer valid. The data may be partially erased or programmed, and is invalid. The command register is cleared and is ready for the next command. The data register and cache register contents are marked invalid.

The status register contains the value E0h when WP# is HIGH; otherwise it is written with a 60h value. R/B# goes LOW for ^tRST after the RESET command is written to the command register.

The RESET command must be issued to all CE#s as the first command after power-on. The device will be busy for a maximum of 1ms.

Figure 26: RESET (FFh) Operation





2Gb: x8 NAND Flash Memory Identification Operations

Identification Operations

READ ID (90h)


The READ ID (90h) command is used to read identifier codes programmed into the target. This command is accepted by the target only when all die (LUNs) on the target are idle.

Writing 90h to the command register puts the target in read ID mode. The target stays in this mode until another valid command is issued.

When the 90h command is followed by an 00h address cycle, the target returns a 5-byte identifier code that includes the manufacturer ID, device configuration, and part-specific information.


When the 90h command is followed by a 20h address cycle, the target returns the 4-byte ONFI identifier code.

Figure 27: READ ID (90h) with 00h Address Operation



Note: 1. See READ ID Parameter tables for byte definitions.

Figure 28: READ ID (90h) with 20h Address Operation



Note: 1. See READ ID Parameter tables for byte definitions.



2Gb: x8 NAND Flash Memory READ ID Parameter Tables

READ ID Parameter Tables

Table 9: READ ID Parameters for Address 00h

		Options	I/07	I/06	I/05	I/04	I/03	I/02	I/01	I/00	Value ¹
Byte 0 – Man	ufacturer ID										
Manufacturer		Micron	0	0	1	0	1	1	0	0	2Ch
Byte 1 – Devi	ce ID					1			1		
MT29F2G08AB	AGA	2Gb, x8, 3.3V	1	1	0	1	1	0	1	0	DAh
MT29F2G08AB	BGA	2Gb, x8, 1.8V	1	0	1	0	1	0	1	0	AAh
Byte 2		- 1				1			1		
Number of die	per CE	1							0	0	00b
Cell type		SLC					0	0			00b
Number of sim programmed p	-	2			0	1					01b
Interleaved op between multi		Not supported		0							0b
Cache progran	nming	Supported	1								1b
Byte value		MT29F2G08ABAGA	1	0	0	1	0	0	0	0	90h
		MT29F2G08ABBGA	1	0	0	1	0	0	0	0	90h
Byte 3											
Page size		2КВ							0	1	01b
Spare area size	e (bytes)	128B						1			1b
Block size (wit	hout spare)	128KB			0	1					01b
Organization		x8		0							0b
Serial access	1.8V	30ns	1				0				1xxx0b
Serial access (MIN)	3.3V	20ns									
Byte value		MT29F2G08ABAGA	1	0	0	1	0	1	0	1	95h
		MT29F2G08ABBGA	0	0	0	1	0	1	0	1	15h
Byte 4											
Internal ECC level		8-bit ECC/512B (main) +16B (Spare) + 16B (parity)							1	0	10b
Planes per CE#		2					0	1			01b
Plane size		1Gb		0	0	0					000b
Internal ECC		ECC Disabled	0								0b
Internal ECC		ECC Enabled	1								1b
Byte value		MT29F2G08ABAGA	0	0	0	0	0	1	1	0	06h
		MT29F2G08ABBGA	0	0	0	0	0	1	1	0	06h

Note: 1. b = binary; h = hexadecimal.



2Gb: x8 NAND Flash Memory READ ID Parameter Tables

Table 10: READ ID Parameters for Address 20h

h = hexadecimal.

Byte	Options	I/07	I/06	I/05	I/04	I/03	I/02	I/01	I/00	Value
0	"O"	0	1	0	0	1	1	1	1	4Fh
1	"N"	0	1	0	0	1	1	1	0	4Eh
2	"F"	0	1	0	0	0	1	1	0	46h
3	"["	0	1	0	0	1	0	0	1	49h
4	Undefined	Х	Х	Х	Х	Х	Х	Х	Х	XXh



2Gb: x8 NAND Flash Memory READ PARAMETER PAGE (ECh)

READ PARAMETER PAGE (ECh)


The READ PARAMETER PAGE (ECh) command is used to read the ONFI parameter page programmed into the target. This command is accepted by the target only when all die (LUNs) on the target are idle.

Writing ECh to the command register puts the target in read parameter page mode. The target stays in this mode until another valid command is issued.

When the ECh command is followed by an 00h address cycle, the target goes busy for ^tR. If the READ STATUS (70h) command is used to monitor for command completion, the READ MODE (00h) command must be used to re-enable data output mode. Use of the READ STATUS ENHANCED (78h) command is prohibited while the target is busy and during data output.

A minimum of three copies of the parameter page are stored in the device. Each parameter page is 256 bytes. If desired, the RANDOM DATA READ (05h-E0h) command can be used to change the location of data output.

Figure 29: READ PARAMETER (ECh) Operation





2Gb: x8 NAND Flash Memory Parameter Page Data Structure Tables

Parameter Page Data Structure Tables

Table 11: Parameter Page Data Structure

Byte	Description		Value ¹				
0–3	Parameter page signature		4Fh, 4Eh, 46h, 49h				
4–5	Revision number		02h, 00h				
6-7	Features supported	MT29F2G08ABAGAH4	18h, 00h				
		MT29F2G08ABAGAWP	18h, 00h				
8–9	Optional commands support	ed	3Fh, 00h				
10–31	Reserved		00h				
32–43	Device manufacturer		4Dh, 49h, 43h, 52h, 4Fh, 4Eh, 20h, 20h, 20h, 20h, 20h, 20h				
44–63	Device model	MT29F2G08ABAGAH4	4Dh, 54h, 32h, 39h, 46h, 32h, 47h, 30h, 38h, 41h, 42h, 41h, 47h, 41h, 48h, 34h, 20h, 20h, 20h, 20h				
		MT29F2G08ABAGAWP	4Dh, 54h, 32h, 39h, 46h, 32h, 47h, 30h, 38h, 41h, 42h, 41h, 47h, 41h, 57h, 50h, 20h, 20h, 20h, 20h				
		MT29F2G08ABBGAH4	4Dh, 54h, 32h, 39h, 46h, 32h, 47h, 30h, 38h, 41h, 42h, 42h, 47h, 41h, 48h, 34h, 20h, 20h, 20h, 20h				
64	Manufacturer ID		2Ch				
65–66	Date code		00h, 00h				
67–79	Reserved		00h, 00h, 00h, 00h, 00h, 00h, 00h, 00h,				
80-83	Number of data bytes per pa	age	00h, 08h, 00h, 00h				
84–85	Number of spare bytes per p	age	80h, 00h				
86–89	Number of data bytes per pa	artial page	00h, 02h, 00h, 00h				
90–91	Number of spare bytes per p	artial page	20h, 00h				
92–95	Number of pages per block		40h, 00h, 00h, 00h				
96–99	Number of blocks per unit		00h, 08h, 00h, 00h				
100	Number of logical units		01h				
101	Number of address cycles		23h				
102	Number of bits per cell		01h				
103–104	Bad blocks maximum per un	it	28h, 00h				
105–106	Block endurance		01h, 05h				
107	Guaranteed valid blocks at b		08h				
108–109	Block endurance for guarant		00h, 00h				
110	Number of programs per pa	-	04h				
111	Partial programming attribu	tes	00h				
112	Number of bits ECC bits		08h				
113	Number of interleaved addr		01h				
114	Interleaved operation attrib	utes	0Eh				
115–127	Reserved		00h, 00h, 00h, 00h, 00h, 00h, 00h, 00h,				



2Gb: x8 NAND Flash Memory Parameter Page Data Structure Tables

Table 11: Parameter Page Data Structure (Continued)

Byte	Description		Value ¹				
128	I/O pin capacitance		08h				
129–130	Timing mode support	MT29F2G08ABAGA	3Fh, 00h				
		MT29F2G08ABBGA	0Fh, 00h				
131–132	Program cache timing	MT29F2G08ABAGA	3Fh, 00h				
	mode support	MT29F2G08ABBGA	0Fh, 00h				
133–134	^t PROG (MAX) page program	time	58h, 02h				
135–136	^t BERS (MAX) block erase tim	e	10h, 27h				
137–138	^t R (MAX) page read time		19h, 00h				
139–140	^t CCS (MIN)		64h, 00h				
141–163	Reserved		00h				
164–165	Vendor-specific revision num	iber	01h, 00h				
166–253	Vendor-specific		01h, 00h, 00h, 02h, 04h, 80h, 01h, 81h, 04h, 03h, 02h, 01h, 1Eh, 90h, 00h, 00h, 00h, 00h, 00h, 00h, 00h, 00h,				
254–255	Integrity CRC		Set at test				
256–511	Value of bytes 0–255						
512–767	Value of bytes 0–255						
768+	Additional redundant param	neter pages					

Note: 1. h = hexadecimal.



2Gb: x8 NAND Flash Memory READ UNIQUE ID (EDh)

READ UNIQUE ID (EDh)

The READ UNIQUE ID (EDh) command is used to read a unique identifier programmed into the target. This command is accepted by the target only when all die (LUNs) on the target are idle.

Writing EDh to the command register puts the target in read unique ID mode. The target stays in this mode until another valid command is issued.


When the EDh command is followed by an 00h address cycle, the target goes busy for ^tR. If the READ STATUS (70h) command is used to monitor for command completion, the READ MODE (00h) command must be used to re-enable data output mode.

After ^tR completes, the host enables data output mode to read the unique ID. When the asynchronous interface is active, one data byte is output per RE# toggle.

Sixteen copies of the unique ID data are stored in the device. Each copy is 32 bytes. The first 16 bytes of a 32-byte copy are unique data, and the second 16 bytes are the complement of the first 16 bytes. The host should XOR the first 16 bytes with the second 16 bytes. If the result is 16 bytes of FFh, then that copy of the unique ID data is correct. In the event that a non-FFh result is returned, the host can repeat the XOR operation on a subsequent copy of the unique ID data. If desired, the RANDOM DATA READ (05h-E0h) command can be used to change the data output location.

The upper eight I/Os on a x16 device are not used and are a "Don't Care" for x16 devices.

Figure 30: READ UNIQUE ID (EDh) Operation





Feature Operations

The SET FEATURES (EFh) and GET FEATURES (EEh) commands are used to modify the target's default power-on behavior. These commands use a one-byte feature address to determine which subfeature parameters will be read or modified. Each feature address (in the 00h to FFh range) is defined in below. The SET FEATURES (EFh) command writes subfeature parameters (P1–P4) to the specified feature address. The GET FEA-TURES command reads the subfeature parameters (P1–P4) at the specified feature address.

When a feature is set, by default it remains active until the device is power cycled. It is volatile. Unless otherwise specified in the features table, once a device is set it remains set, even if a RESET (FFh) command is issued. GET/SET FEATURES commands can be used after required RESET to enable features before system BOOT ROM process.

Internal ECC can be enabled/disabled using SET FEATURES (EFh). The SET FEATURES command (EFh), followed by address 90h, followed by four data bytes (only the first data byte is used) will enable/disable internal ECC.

The sequence to enable internal ECC with SET FEATURES is EFh(cmd)-90h(addr)-08h(data)-00h(data)-00h(data)-wait(^tFEAT).

The sequence to disable internal ECC with SET FEATURES is EFh(cmd)-90h(addr)-00h(data)-00h(data)-00h(data)-wait(^tFEAT). The GET FEATURES command is EEh.

Feature Address	Definition
00h	Reserved
01h	Timing mode
02h–7Fh	Reserved
80h	Vendor-specific parameter: Programmable I/O drive strength
81h	Vendor-specific parameter: Programmable R/B# pull-down strength
82h–FFh	Reserved
90h	Array operation mode

Table 12: Feature Address Definitions



2Gb: x8 NAND Flash Memory Feature Operations

Subfeature										Value	Notes	
Parameter	Options	1/07	1/07 I/06 I/05 I/04 I/03 I/02 I/01 I/00									
P1												
Operation	Normal		Reserved (0) 0									
mode option	OTP opera-			R	eserved (D)			1	01h		
	tion											
	OTP protec-			Reserv	/ed (0)			1	1	03h		
	tion											
	Disable ECC		Reserv	ved (0)		0	0	0	0	00h	1	
	Enable ECC		Reserv	ved (0)		1	0	0	0	08h	1	
P2						•						
Reserved					Reserv	/ed (0)				00h		
Р3												
Reserved			Reserved (0)									
P4	•											
Reserved			Reserved (0) 00h									

Table 13: Feature Address 90h – Array Operation Mode

Note: 1. These bits are reset to 00h on power cycle.

SET FEATURES (EFh)

The SET FEATURES (EFh) command writes the subfeature parameters (P1–P4) to the specified feature address to enable or disable target-specific features. This command is accepted by the target only when all die (LUNs) on the target are idle.


Writing EFh to the command register puts the target in the set features mode. The target stays in this mode until another command is issued.

The EFh command is followed by a valid feature address as specified in Table 13. The host waits for ^tADL before the subfeature parameters are input. When the asynchronous interface is active, one subfeature parameter is latched per rising edge of WE#.

After all four subfeature parameters are input, the target goes busy for ^tFEAT. The READ STATUS (70h) command can be used to monitor for command completion.

Feature address 01h (timing mode) operation is unique. If SET FEATURES is used to modify the interface type, the target will be busy for ^tITC.

Figure 31: SET FEATURES (EFh) Operation





2Gb: x8 NAND Flash Memory Feature Operations

GET FEATURES (EEh)

The GET FEATURES (EEh) command reads the subfeature parameters (P1–P4) from the specified feature address. This command is accepted by the target only when all die (LUNs) on the target are idle.

Writing EEh to the command register puts the target in get features mode. The target stays in this mode until another valid command is issued.

When the EEh command is followed by a feature address, the target goes busy for ^tFEAT. If the READ STATUS (70h) command is used to monitor for command completion, the READ MODE (00h) command must be used to re-enable data output mode. During and prior to data output, use of the READ STATUS ENHANCED (78h) command is prohibited.

After ^tFEAT completes, the host enables data output mode to read the subfeature parameters.

Figure 32: GET FEATURES (EEh) Operation




Table 14: Feature Addresses 01h: Timing Mode

Subfeature Parameter	Options	1/07	I/O6	I/O5	I/O4	I/O3	I/O2	I/01	I/O0	Value	Notes
Parameter P1	options	1/07	1/00	1/05	1/04	1/03	1/02	1/01	1/00	value	Notes
Timing mode	Mode 0 (default)								0	00h	1
	Mode 1		R	eserved (0)		0	0	1	01h	
	Mode 2		R	eserved (0)		0	1	0	01h	
	Mode 3		R	eserved (0)		0	1	1	01h	
	Mode 4		R	eserved (0)		1	0	0	01h	
	Mode 5		R	eserved (0)		1	0	1	01h	2
P2		1								1	
			R	eserved (0)					00h	
Р3		1								1	
			Reserved (0)							00h	
P4									1	1	1
			R	eserved (0)					00h	

Notes: 1. The timing mode feature address is used to change the default timing mode. The timing mode should be selected to indicate the maximum speed at which the device will receive commands, addresses, and data cycles. The five supported settings for the timing



mode are shown. The default timing mode is mode 0. The device returns to mode 0 when the device is power cycled. Supported timing modes are reported in the parameter page.

2. Supported for 3.3V only.

Table 15: Feature Addresses 80h: Programmable I/O Drive Strength

Subfeature	oti	1/07	Noc	LIOF				1/04	L/OO	N/- I	
Parameter	Options	I/07	I/O6	I/05	I/O4	I/O3	I/O2	I/O1	I/O0	Value	Notes
P1											
I/O drive strength	Full (default)			Reserv	ved (0)			0	0	00h	1
	Three-quarters			Reserv	ved (0)			0	1	01h	
	One-half			Reserv	ved (0)			1	0	02h	
	One-quarter			Reserv	ved (0)			1	1	03h	
P2											
			Re	eserved (0)					00h	
Р3								•	•		
		Reserved (0)								00h	
P4							•				
			Re	eserved (0)				00h		

The programmable drive strength feature address is used to change the default I/O drive strength. Drive strength should be selected based on expected loading of the memory bus. This table shows the four supported output drive strength settings. The default drive strength is full strength. The device returns to the default drive strength mode when the device is power cycled. AC timing parameters may need to be relaxed if I/O drive strength is not set to full.

Table 16: Feature Addresses 81h: Programmable R/B# Pull-Down Strength

Subfeature Parameter	Options	I/07	I/O6	I/O5	I/O4	I/O3	I/O2	I/O1	I/O0	Value	Notes
P1	-									•	
R/B# pull-down	Full (default)							0	0	00h	1
strength	Three-quarters							0	1	01h	
	One-half							1	0	02h	
	One-quarter							1	1	03h	
P2		ļ.		1	1		1	1		1	1
					Reserv	/ed (0)				00h	
Р3		1								1	1
					Reserv	/ed (0)				00h	
P4		I									



Table 16: Feature Addresses 81h: Programmable R/B# Pull-Down Strength (Continued)

Subfeature Parameter	Options	I/07	I/O6	I/05	I/04	I/O3	I/O2	I/01	I/O0	Value	Notes
		Reserved (0) 00h									

Note: 1. This feature address is used to change the default R/B# pull-down strength. Its strength should be selected based on the expected loading of R/B#. Full strength is the default, power-on value.



Status Operations

Each die (LUN) provides its status independently of other die (LUNs) on the same target through its 8-bit status register.

When a READ STATUS (70h) or READ STATUS ENHANCED (78h) command is issued, status register output is enabled. Status register contents are returned on I/O[7:0] for each data output request.

When the asynchronous interface is active and status register output is enabled, changes in the status register are seen on I/O[7:0] when CE# and RE# are LOW; it is not necessary to toggle RE# to see the status register update.

While monitoring the status register for completion of a data transfer from the Flash array to the data register (^tR), the host must issue the READ MODE (00h) command to disable the status register and enable data output (see Read Operations).

The READ STATUS (70h) command returns the status of the most recently selected die (LUN). To prevent data contention during or following an interleaved die (multi-LUN) operation, the host must enable only one die (LUN) for status output by using the READ STATUS ENHANCED (78h) command (see Interleaved Die (Multi-LUN) Operations).

SR Bit	Program Page	Program Page Cache Mode	Page Read	Page Read Cache Mode	Block Erase	Description
7	Write protect	Write protect	Write protect	Write protect	Write protect	0 = Protected 1 = Not protected
6	RDY	RDY cache	RDY	RDY cache	RDY	0 = Busy (PROGRAM operation in progress) 1 = Ready (Cache can accept data; R/B# follows)
5	ARDY	ARDY	ARDY	ARDY	ARDY	0 = Busy (PROGRAM operation in progress) 1 = Ready (Internal operations completed, if cache mode is used)
4	0	0	ECC	ECC	0	00 = Normal or uncorrectable
3	0	0	status ¹	status (N–1) ¹	0	01 = 4~6 10 = 1~3 11 = 7~8 (Rewrite recommended)
2	_	-	_	-	_	Don't Care
1	FAILC (N–1)	FAILC (N-1)	Reserved	_	_	0 = Pass 1 = Fail This bit is valid only when RDY (SR bit 6) is 1. This bit retains the status of the previous valid program oper- ation when the most recent program operation is complete.

Table 17: Status Register Definition



2Gb: x8 NAND Flash Memory Status Operations

Table 17: Status Register Definition (Continued)

SR Bit	Program Page	Program Page Cache Mode	Page Read	Page Read Cache Mode	Block Erase	Description
0	FAIL	FAIL (N)	FAIL ²	FAIL (N-1)	FAIL	0 = Pass 1 = Fail This bit is set if the most recent finished operation on the selected die (LUN) failed. This bit is valid only when ARDY (SR bit 5) is 1.

- Notes: 1. Bit = 11 when a rewrite is recommended because the page includes READ errors per sector (512-Byte [main] + 16-Byte [spare] + 16-Byte [parity]). When ECC is enabled, up to 7~8-bit error is corrected automatically.
 - 2. A status register bit defined as FAIL signifies that an uncorrectable READ error has occurred.


READ STATUS (70h)

The READ STATUS (70h) command returns the status of the last-selected die (LUN) on a target. This command is accepted by the last-selected die (LUN) even when it is busy (RDY = 0).

If there is only one die (LUN) per target, the READ STATUS (70h) command can be used to return status following any NAND command.

In devices that have more than one die (LUN) per target, during and following interleaved die (multi-LUN) operations, the READ STATUS ENHANCED (78h) command must be used to select the die (LUN) that should report status. In this situation, using the READ STATUS (70h) command will result in bus contention, as two or more die (LUNs) could respond until the next operation is issued. The READ STATUS (70h) command can be used following all single die (LUN) operations.

Figure 33: READ STATUS (70h) Operation



READ STATUS ENHANCED (78h)

The READ STATUS ENHANCED (78h) command returns the status of the addressed die (LUN) on a target even when it is busy (RDY = 0). This command is accepted by all die (LUNs), even when they are BUSY (RDY = 0).

Writing 78h to the command register, followed by three row address cycles containing the page, block, and LUN addresses, puts the selected die (LUN) into read status mode. The selected die (LUN) stays in this mode until another valid command is issued. Die (LUNs) that are not addressed are deselected to avoid bus contention.




2Gb: x8 NAND Flash Memory Status Operations

The selected LUN's status is returned when the host requests data output. The RDY and ARDY bits of the status register are shared for all planes on the selected die (LUN). The FAILC and FAIL bits are specific to the plane specified in the row address.

The READ STATUS ENHANCED (78h) command also enables the selected die (LUN) for data output. To begin data output following a READ-series operation after the selected die (LUN) is ready (RDY = 1), issue the READ MODE (00h) command, then begin data output.

Use of the READ STATUS ENHANCED (78h) command is prohibited during the poweron RESET (FFh) command and when OTP mode is enabled. It is also prohibited following some of the other reset, identification, and configuration operations. See individual operations for specific details.

Figure 34: READ STATUS ENHANCED (78h) Operation





Column Address Operations

The column address operations affect how data is input to and output from the cache registers within the selected die (LUNs). These features provide host flexibility for managing data, especially when the host internal buffer is smaller than the number of data bytes or words in the cache register.

When the asynchronous interface is active, column address operations can address any byte in the selected cache register.


RANDOM DATA READ (05h-E0h)

The RANDOM DATA READ (05h-E0h) command changes the column address of the selected cache register and enables data output from the last selected die (LUN). This command is accepted by the selected die (LUN) when it is ready (RDY = 1; ARDY = 1). It is also accepted by the selected die (LUN) during CACHE READ operations (RDY = 1; ARDY = 0).

Writing 05h to the command register, followed by two column address cycles containing the column address, followed by the E0h command, puts the selected die (LUN) into data output mode. After the E0h command cycle is issued, the host must wait at least ^tWHR before requesting data output. The selected die (LUN) stays in data output mode until another valid command is issued.

In devices with more than one die (LUN) per target, during and following interleaved die (multi-LUN) operations, the READ STATUS ENHANCED (78h) command must be issued prior to issuing the RANDOM DATA READ (05h-E0h). In this situation, using the RANDOM DATA READ (05h-E0h) command without the READ STATUS ENHANCED (78h) command will result in bus contention because two or more die (LUNs) could output data.

Figure 35: RANDOM DATA READ (05h-E0h) Operation





RANDOM DATA READ TWO-PLANE (06h-E0h)

The RANDOM DATA READ TWO-PLANE (06h-E0h) command enables data output on the addressed die's (LUN's) cache register at the specified column address. This command is accepted by a die (LUN) when it is ready (RDY = 1; ARDY = 1).

Writing 06h to the command register, followed by two column address cycles and three row address cycles, followed by E0h, enables data output mode on the address LUN's cache register at the specified column address. After the E0h command cycle is issued, the host must wait at least ^tWHR before requesting data output. The selected die (LUN) stays in data output mode until another valid command is issued.

Following a two-plane read page operation, the RANDOM DATA READ TWO-PLANE (06h-E0h) command is used to select the cache register to be enabled for data output. After data output is complete on the selected plane, the command can be issued again to begin data output on another plane.

In devices with more than one die (LUN) per target, after all of the die (LUNs) on the target are ready (RDY = 1), the RANDOM DATA READ TWO-PLANE (06h-E0h) command can be used following an interleaved die (multi-LUN) read operation. Die (LUNs) that are not addressed are deselected to avoid bus contention.

In devices with more than one die (LUN) per target, during interleaved die (multi-LUN) operations where more than one or more die (LUNs) are busy (RDY = 1; ARDY = 0 or RDY = 0; ARDY = 0), the READ STATUS ENHANCED (78h) command must be issued to the die (LUN) to be selected prior to issuing the RANDOM DATA READ TWO-PLANE (06h-E0h). In this situation, using the RANDOM DATA READ TWO-PLANE (06h-E0h) command without the READ STATUS ENHANCED (78h) command will result in bus contention, as two or more die (LUNs) could output data.

If there is a need to update the column address without selecting a new cache register or LUN, the RANDOM DATA READ (05h-E0h) command can be used instead.

Figure 36: RANDOM DATA READ TWO-PLANE (06h-E0h) Operation





RANDOM DATA INPUT (85h)

The RANDOM DATA INPUT (85h) command changes the column address of the selected cache register and enables data input on the last-selected die (LUN). This command is accepted by the selected die (LUN) when it is ready (RDY = 1; ARDY = 1). It is also accepted by the selected die (LUN) during cache program operations (RDY = 1; ARDY = 0).

Writing 85h to the command register, followed by two column address cycles containing the column address, puts the selected die (LUN) into data input mode. After the second address cycle is issued, the host must wait at least ^tADL before inputting data. The selected die (LUN) stays in data input mode until another valid command is issued. Though data input mode is enabled, data input from the host is optional. Data input begins at the column address specified.

The RANDOM DATA INPUT (85h) command is allowed after the required address cycles are specified, but prior to the final command cycle (10h, 11h, 15h) of the following commands while data input is permitted: PROGRAM PAGE (80h-10h), PROGRAM PAGE CACHE (80h-15h), PROGRAM FOR INTERNAL DATA MOVE (85h-10h), and PROGRAM FOR TWO-PLANE INTERNAL DATA MOVE (85h-11h).

In devices that have more than one die (LUN) per target, the RANDOM DATA INPUT (85h) command can be used with other commands that support interleaved die (multi-LUN) operations.




Figure 37: RANDOM DATA INPUT (85h) Operation



PROGRAM FOR INTERNAL DATA INPUT (85h)

The PROGRAM FOR INTERNAL DATA INPUT (85h) command changes the row address (block and page) where the cache register contents will be programmed in the NAND Flash array. It also changes the column address of the selected cache register and enables data input on the specified die (LUN). This command is accepted by the selected die (LUN) when it is ready (RDY = 1; ARDY = 1). It is also accepted by the selected die (LUN) during cache programming operations (RDY = 1; ARDY = 0).

Write 85h to the command register. Then write two column address cycles and three row address cycles. This updates the page and block destination of the selected device for the addressed LUN and puts the cache register into data input mode. After the fifth address cycle is issued the host must wait at least ^tADL before inputting data. The selected LUN stays in data input mode until another valid command is issued. Though data input mode is enabled, data input from the host is optional. Data input begins at the column address specified.

The PROGRAM FOR INTERNAL DATA INPUT (85h) command is allowed after the required address cycles are specified, but prior to the final command cycle (10h, 11h, 15h) of the following commands while data input is permitted: PROGRAM PAGE (80h-10h), PROGRAM PAGE TWO-PLANE (80h-11h), PROGRAM PAGE CACHE (80h-15h), PRO-GRAM FOR INTERNAL DATA MOVE (85h-10h), and PROGRAM FOR TWO-PLANE IN-TERNAL DATA MOVE (85h-11h). When used with these commands, the LUN address and plane select bits are required to be identical to the LUN address and plane select bits originally specified.

The PROGRAM FOR INTERNAL DATA INPUT (85h) command enables the host to modify the original page and block address for the data in the cache register to a new page and block address.

In devices that have more than one die (LUN) per target, the PROGRAM FOR INTERNAL DATA INPUT (85h) command can be used with other commands that support interleaved die (multi-LUN) operations.


The PROGRAM FOR INTERNAL DATA INPUT (85h) command can be used with the RANDOM DATA READ (05h-E0h) or RANDOM DATA READ TWO-PLANE (06h-E0h) commands to read and modify cache register contents in small sections prior to programming cache register contents to the NAND Flash array. This capability can reduce the amount of buffer memory used in the host controller.

The RANDOM DATA INPUT (85h) command can be used during the PROGRAM FOR INTERNAL DATA MOVE command sequence to modify one or more bytes of the original data. First, data is copied into the cache register using the 00h-35h command sequence, then the RANDOM DATA INPUT (85h) command is written along with the address of the data to be modified next. New data is input on the external data pins. This copies the new data into the cache register.



2Gb: x8 NAND Flash Memory Column Address Operations

Figure 38: PROGRAM FOR INTERNAL DATA INPUT (85h) Operation





Read Operations

The READ PAGE (00h-30h) command, when issued by itself, reads one page from the NAND Flash array to its cache register and enables data output for that cache register.

During data output the following commands can be used to read and modify the data in the cache registers: RANDOM DATA READ (05h-E0h) and RANDOM DATA INPUT (85h).

Read Cache Operations

To increase data throughput, the READ PAGE CACHE series (31h, 00h-31h) commands can be used to output data from the cache register while concurrently copying a page from the NAND Flash array to the data register.

To begin a read page cache sequence, begin by reading a page from the NAND Flash array to its corresponding cache register using the READ PAGE (00h-30h) command. R/B# goes LOW during ^tR and the selected die (LUN) is busy (RDY = 0, ARDY = 0). After ^tR (R/B# is HIGH and RDY = 1, ARDY = 1), issue either of these commands:

- READ PAGE CACHE SEQUENTIAL (31h) copies the next sequential page from the NAND Flash array to the data register
- READ PAGE CACHE RANDOM (00h-31h) copies the page specified in this command from the NAND Flash array to its corresponding data register

After the READ PAGE CACHE series (31h, 00h-31h) command has been issued, R/B# goes LOW on the target, and RDY = 0 and ARDY = 0 on the die (LUN) for ^tRCBSY while the next page begins copying data from the array to the data register. After ^tRCBSY, R/B# goes HIGH and the die's (LUN's) status register bits indicate the device is busy with a cache operation (RDY = 1, ARDY = 0). The cache register becomes available and the page requested in the READ PAGE CACHE operation is transferred to the data register. At this point, data can be output from the cache register, beginning at column address 0. The RANDOM DATA READ (05h-E0h) command can be used to change the column address of the data output by the die (LUN).

After outputting the desired number of bytes from the cache register, either an additional READ PAGE CACHE series (31h, 00h-31h) operation can be started or the READ PAGE CACHE LAST (3Fh) command can be issued.

If the READ PAGE CACHE LAST (3Fh) command is issued, R/B# goes LOW on the target, and RDY = 0 and ARDY = 0 on the die (LUN) for ^tRCBSY while the data register is copied into the cache register. After ^tRCBSY, R/B# goes HIGH and RDY = 1 and ARDY = 1, indicating that the cache register is available and that the die (LUN) is ready. Data can then be output from the cache register, beginning at column address 0. The RANDOM DATA READ (05h-E0h) command can be used to change the column address of the data being output.

For READ PAGE CACHE series (31h, 00h-31h, 3Fh), during the die (LUN) busy time, ^tRCBSY, when RDY = 0 and ARDY = 0, the only valid commands are status operations (70h, 78h) and RESET (FFh). When RDY = 1 and ARDY = 0, the only valid commands during READ PAGE CACHE series (31h, 00h-31h) operations are status operations (70h, 78h), READ MODE (00h), READ PAGE CACHE series (31h, 00h-31h), RANDOM DATA READ (05h-E0h), and RESET (FFh).



Two-Plane Read Operations

Two-plane read page operations improve data throughput by copying data from more than one plane simultaneously to the specified cache registers. This is done by prepending one or more READ PAGE TWO-PLANE (00h-00h-30h) commands in front of the READ PAGE (00h-30h) command.

When the die (LUN) is ready, the RANDOM DATA READ TWO-PLANE (06h-E0h) command determines which plane outputs data. During data output, the following commands can be used to read and modify the data in the cache registers: RANDOM DATA READ (05h-E0h) and RANDOM DATA INPUT (85h).

Two-Plane Read Cache Operations

Two-plane read cache operations can be used to output data from more than one cache register while concurrently copying one or more pages from the NAND Flash array to the data register. This is done by prepending READ PAGE TWO-PLANE (00h-00h-30h) commands in front of the PAGE READ TWO-PLANE CACHE (00h-00h-31h) command.

To begin a two-plane read page cache sequence, begin by issuing a READ PAGE TWO-PLANE operation using the READ PAGE TWO-PLANE (00h-00h-30h) and READ PAGE (00h-30h) commands. R/B# goes LOW during 'R and the selected die (LUN) is busy (RDY = 0, ARDY = 0). After 'R (R/B# is HIGH and RDY = 1, ARDY = 1), issue either of these commands:

- READ PAGE CACHE SEQUENTIAL (31h) copies the next sequential pages from the previously addressed planes from the NAND Flash array to the data registers.
- READ PAGE TWO-PLANE (00h-00h-30h) [in some cases, followed by READ PAGE TWO-PLANE CACHE (00h-00h-31h)] copies the pages specified from the NAND Flash array to the corresponding data registers.

After the READ PAGE CACHE series (31h, 00h-00h-31h) command has been issued, R/B# goes LOW on the target, and RDY = 0 and ARDY = 0 on the die (LUN) for ^tRCBSY while the next pages begin copying data from the array to the data registers. After ^tRCBSY,

R/B# goes HIGH and the LUN's status register bits indicate the device is busy with a cache operation (RDY = 1, ARDY = 0). The cache registers become available and the pages requested in the READ PAGE CACHE operation are transferred to the data registers. Issue the RANDOM DATA READ TWO-PLANE (06h-E0h) command to determine which cache register will output data. After data is output, the RANDOM DATA READ TWO-PLANE (06h-E0h) command can be used to output data from other cache registers. After a cache register has been selected, the RANDOM DATA READ (05h-E0h) command can be used to change the column address of the data output.

After outputting data from the cache registers, either an additional TWO-PLANE READ CACHE series (31h, 00h-00h-31h) operation can be started or the READ PAGE CACHE LAST (3Fh) command can be issued.

If the READ PAGE CACHE LAST (3Fh) command is issued, R/B# goes LOW on the target, and RDY = 0 and ARDY = 0 on the die (LUN) for ^tRCBSY while the data registers are copied into the cache registers. After ^tRCBSY, R/B# goes HIGH and RDY = 1 and ARDY = 1, indicating that the cache registers are available and that the die (LUN) is ready. Issue the RANDOM DATA READ TWO-PLANE (06h-E0h) command to determine which cache register will output data. After data is output, the RANDOM DATA READ TWO-PLANE (06h-E0h) command can be used to output data from other cache registers. After a



cache register has been selected, the RANDOM DATA READ (05h-E0h) command can be used to change the column address of the data output.

For READ PAGE CACHE series (31h, 00h-31h, 3Fh), during the die (LUN) busy time, ^tRCBSY, when RDY = 0 and ARDY = 0, the only valid commands are status operations (70h, 78h) and RESET (FFh). When RDY = 1 and ARDY = 0, the only valid commands during READ PAGE CACHE series (31h, 00h-31h) operations are status operations (70h, 78h), READ MODE (00h), two-plane read cache series (31h, 00h-00h-30h, 00h-00h-31h), RANDOM DATA READ (06h-E0h, 05h-E0h), and RESET (FFh).

READ MODE (00h)

The READ MODE (00h) command disables status output and enables data output for the last-selected die (LUN) and cache register after a READ operation (00h-30h, 00h-3Ah, 00h-35h) has been monitored with a status operation (70h, 78h). This command is accepted by the die (LUN) when it is ready (RDY = 1, ARDY = 1). It is also accepted by the die (LUN) during READ PAGE CACHE (31h, 00h-31h) operations (RDY = 1 and ARDY = 0).

In devices that have more than one die (LUN) per target, during and following interleaved die (multi-LUN) operations, the READ STATUS ENHANCED (78h) command must be used to select only one die (LUN) prior to issuing the READ MODE (00h) command. This prevents bus contention.

READ PAGE (00h-30h)

The READ PAGE (00h–30h) command copies a page from the NAND Flash array to its respective cache register and enables data output. This command is accepted by the die (LUN) when it is ready (RDY = 1, ARDY = 1).

To read a page from the NAND Flash array, write the 00h command to the command register, then write n address cycles to the address registers, and conclude with the 30h command. The selected die (LUN) will go busy (RDY = 0, ARDY = 0) for ^tR as data is transferred.

To determine the progress of the data transfer, the host can monitor the target's R/B# signal or, alternatively, the status operations (70h, 78h) can be used. If the status operations are used to monitor the LUN's status, when the die (LUN) is ready (RDY = 1, ARDY = 1), the host disables status output and enables data output by issuing the READ MODE (00h) command. When the host requests data output, output begins at the column address specified.

During data output the RANDOM DATA READ (05h-E0h) command can be issued.

When internal ECC is enabled, the READ STATUS (70h) command is required after the completion of the data transfer ($^{t}R_ECC$) to determine whether an uncorrectable read error occured. ($^{t}R_ECC$ is the data transferred with internal ECC enabled.)

In devices that have more than one die (LUN) per target, during and following interleaved die (multi-LUN) operations the READ STATUS ENHANCED (78h) command must be used to select only one die (LUN) prior to the issue of the READ MODE (00h) command. This prevents bus contention.

The READ PAGE (00h-30h) command is used as the final command of a two-plane read operation. It is preceded by one or more READ PAGE TWO-PLANE (00h-00h-30h) com-



2Gb: x8 NAND Flash Memory Read Operations

mands. Data is transferred from the NAND Flash array for all of the addressed planes to their respective cache registers. When the die (LUN) is ready (RDY = 1, ARDY = 1), data output is enabled for the cache register linked to the plane addressed in the READ PAGE (00h-30h) command. When the host requests data output, output begins at the column address last specified in the READ PAGE (00h-30h) command. The RANDOM DATA READ TWO-PLANE (06h-E0h) command is used to enable data output in the other cache registers.

Figure 39: READ PAGE (00h-30h) Operation





Figure 40: READ PAGE (00h-30h) Operation with Internal ECC Enabled



READ PAGE CACHE SEQUENTIAL (31h)


The READ PAGE CACHE SEQUENTIAL (31h) command reads the next sequential page within a block into the data register while the previous page is output from the cache register. This command is accepted by the die (LUN) when it is ready (RDY = 1, ARDY = 1). It is also accepted by the die (LUN) during READ PAGE CACHE (31h, 00h-31h) operations (RDY = 1 and ARDY = 0).

To issue this command, write 31h to the command register. After this command is issued, R/B# goes LOW and the die (LUN) is busy (RDY = 0, ARDY = 0) for ^tRCBSY. After ^tRCBSY, R/B# goes HIGH and the die (LUN) is busy with a cache operation (RDY = 1, ARDY = 0), indicating that the cache register is available and that the specified page is copying from the NAND Flash array to the data register. At this point, data can be output from the cache register beginning at column address 0. The RANDOM DATA READ (05h-E0h) command can be used to change the column address of the data being output from the cache register.

The READ PAGE CACHE SEQUENTIAL (31h) command can be used to cross block boundaries. If the READ PAGE CACHE SEQUENTIAL (31h) command is issued after the last page of a block is read into the data register, the next page read will be the next logical block in which the 31h command was issued. Do not issue the READ PAGE CACHE SEQUENTIAL (31h) to cross die (LUN) boundaries. Instead, issue the READ PAGE CACHE LAST (3Fh) command.



Figure 41: READ PAGE CACHE SEQUENTIAL (31h) Operation



READ PAGE CACHE RANDOM (00h-31h)

The READ PAGE CACHE RANDOM (00h-31h) command reads the specified block and page into the data register while the previous page is output from the cache register. This command is accepted by the die (LUN) when it is ready (RDY = 1, ARDY = 1). It is also accepted by the die (LUN) during READ PAGE CACHE (31h, 00h-31h) operations (RDY = 1 and ARDY = 0).

To issue this command, write 00h to the command register, then write *n* address cycles to the address register, and conclude by writing 31h to the command register. The column address in the address specified is ignored. The die (LUN) address must match the same die (LUN) address as the previous READ PAGE (00h-30h) command or, if applicable, the previous READ PAGE CACHE RANDOM (00h-31h) command.


After this command is issued, R/B# goes LOW and the die (LUN) is busy (RDY = 0, ARDY = 0) for ${}^{t}RCBSY$. After ${}^{t}RCBSY$, R/B# goes HIGH and the die (LUN) is busy with a cache operation (RDY = 1, ARDY = 0), indicating that the cache register is available and that the specified page is copying from the NAND Flash array to the data register. At this point, data can be output from the cache register beginning at column address 0. The RANDOM DATA READ (05h-E0h) command can be used to change the column address of the data being output from the cache register.

In devices that have more than one die (LUN) per target, during and following interleaved die (multi-LUN) operations the READ STATUS ENHANCED (78h) command followed by the READ MODE (00h) command must be used to select only one die (LUN) and prevent bus contention.



2Gb: x8 NAND Flash Memory Read Operations

Figure 42: READ PAGE CACHE RANDOM (00h-31h) Operation






READ PAGE CACHE LAST (3Fh)

The READ PAGE CACHE LAST (3Fh) command ends the read page cache sequence and copies a page from the data register to the cache register. This command is accepted by the die (LUN) when it is ready (RDY = 1, ARDY = 1). It is also accepted by the die (LUN) during READ PAGE CACHE (31h, 00h-31h) operations (RDY = 1 and ARDY = 0).

To issue the READ PAGE CACHE LAST (3Fh) command, write 3Fh to the command register. After this command is issued, R/B# goes LOW and the die (LUN) is busy (RDY = 0, ARDY = 0) for ^tRCBSY. After ^tRCBSY, R/B# goes HIGH and the die (LUN) is ready (RDY = 1, ARDY = 1). At this point, data can be output from the cache register, beginning at column address 0. The RANDOM DATA READ (05h-E0h) command can be used to change the column address of the data being output from the cache register.

In devices that have more than one LUN per target, during and following interleaved die (multi-LUN) operations the READ STATUS ENHANCED (78h) command followed by the READ MODE (00h) command must be used to select only one die (LUN) and prevent bus contention.

Figure 43: READ PAGE CACHE LAST (3Fh) Operation





Program Operations

Program operations are used to move data from the cache or data registers to the NAND array. During a program operation the contents of the cache and/or data registers are modified by the internal control logic.

Within a block, pages must be programmed sequentially from the least significant page address to the most significant page address (0, 1, 2,, 63). During a program operation, the contents of the cache and/or data registers are modified by the internal control logic.

Program Operations

The PROGRAM PAGE (80h-10h) command, when not preceded by the PROGRAM PAGE TWO-PLANE (80h-11h) command, programs one page from the cache register to the NAND Flash array. When the die (LUN) is ready (RDY = 1, ARDY = 1), the host should check the FAIL bit to verify that the operation has completed successfully.

Program Cache Operations

The PROGRAM PAGE CACHE (80h-15h) command can be used to improve program operation system performance. When this command is issued, the die (LUN) goes busy (RDY = 0, ARDY = 0) while the cache register contents are copied to the data register, and the die (LUN) is busy with a program cache operation (RDY = 1, ARDY = 0. While the contents of the data register are moved to the NAND Flash array, the cache register is available for an additional PROGRAM PAGE CACHE (80h-15h) or PROGRAM PAGE (80h-10h) command.

For PROGRAM PAGE CACHE series (80h-15h) operations, during the die (LUN) busy times, ^tCBSY and ^tLPROG, when RDY = 0 and ARDY = 0, the only valid commands are status operations (70h, 78h) and reset (FFh). When RDY = 1 and ARDY = 0, the only valid commands during PROGRAM PAGE CACHE series (80h-15h) operations are status operations (70h, 78h), PROGRAM PAGE CACHE (80h-15h), PROGRAM PAGE (80h-10h), RANDOM DATA INPUT (85h), PROGRAM FOR INTERNAL DATA INPUT (85h), and RE-SET (FFh).

Two-Plane Program Operations

The PROGRAM PAGE TWO-PLANE (80h-11h) command can be used to improve program operation system performance by enabling multiple pages to be moved from the cache registers to different planes of the NAND Flash array. This is done by prepending one or more PROGRAM PAGE TWO-PLANE (80h-11h) commands in front of the PRO-GRAM PAGE (80h-10h) command.

Two-Plane Program Cache Operations

The PROGRAM PAGE TWO-PLANE (80h-11h) command can be used to improve program cache operation system performance by enabling multiple pages to be moved from the cache registers to the data registers and, while the pages are being transferred from the data registers to different planes of the NAND Flash array, free the cache registers to receive data input from the host. This is done by prepending one or more PRO-GRAM PAGE TWO-PLANE (80h-11h) commands in front of the PROGRAM PAGE CACHE (80h-15h) command.



PROGRAM PAGE (80h-10h)

The PROGRAM PAGE (80h-10h) command enables the host to input data to a cache register, and moves the data from the cache register to the specified block and page address in the array of the selected die (LUN). This command is accepted by the die (LUN) when it is ready (RDY = 1, ARDY = 1). It is also accepted by the die (LUN) when it is busy with a PROGRAM PAGE CACHE (80h-15h) operation (RDY = 1, ARDY = 0).

To input a page to the cache register and move it to the NAND array at the block and page address specified, write 80h to the command register. Unless this command has been preceded by a PROGRAM PAGE TWO-PLANE (80h-11h) command, issuing the 80h to the command register clears all of the cache registers' contents on the selected target. Then write *n* address cycles containing the column address and row address. Data input cycles follow. Serial data is input beginning at the column address specified. At any time during the data input cycle the RANDOM DATA INPUT (85h) and PROGRAM FOR IN-TERNAL DATA INPUT (85h) commands may be issued. When data input is complete, write 10h to the command register. The selected LUN will go busy (RDY = 0, ARDY = 0) for ^tPROG as data is transferred.


To determine the progress of the data transfer, the host can monitor the target's R/B# signal or, alternatively, the status operations (70h, 78h) may be used. When the die (LUN) is ready (RDY = 1, ARDY = 1), the host should check the status of the FAIL bit.

In devices that have more than one die (LUN) per target, during and following interleaved die (multi-LUN) operations, the READ STATUS ENHANCED (78h) command must be used to select only one die (LUN) for status output. Use of the READ STATUS (70h) command could cause more than one die (LUN) to respond, resulting in bus contention.

The PROGRAM PAGE (80h-10h) command is used as the final command of a two-plane program operation. It is preceded by one or more PROGRAM PAGE TWO-PLANE (80h-11h) commands. Data is transferred from the cache registers for all of the addressed planes to the NAND array. The host should check the status of the operation by using the status operations (70h, 78h).

When internal ECC is enabled, the duration of array programming time is ^tPROG_ECC. During ^tPROG_ECC, the internal ECC generates parity bits when error detection is complete.

Figure 44: PROGRAM PAGE (80h-10h) Operation



PROGRAM PAGE CACHE (80h-15h)

The PROGRAM PAGE CACHE (80h-15h) command enables the host to input data to a cache register; copies the data from the cache register to the data register; then moves the data register contents to the specified block and page address in the array of the selected die (LUN). After the data is copied to the data register, the cache register is available for additional PROGRAM PAGE CACHE (80h-15h) or PROGRAM PAGE (80h-10h)



commands. The PROGRAM PAGE CACHE (80h-15h) command is accepted by the die (LUN) when it is ready (RDY =1, ARDY = 1). It is also accepted by the die (LUN) when busy with a PROGRAM PAGE CACHE (80h-15h) operation (RDY = 1, ARDY = 0).

To input a page to the cache register to move it to the NAND array at the block and page address specified, write 80h to the command register. Unless this command has been preceded by a PROGRAM PAGE TWO-PLANE (80h-11h) command, issuing the 80h to the command register clears all of the cache registers' contents on the selected target. Then write *n* address cycles containing the column address and row address. Data input cycles follow. Serial data is input beginning at the column address specified. At any time during the data input cycle the RANDOM DATA INPUT (85h) and PROGRAM FOR IN-TERNAL DATA INPUT (85h) commands may be issued. When data input is complete, write 15h to the command register. The selected LUN will go busy (RDY = 0, ARDY = 0) for ^tCBSY to allow the data register to become available from a previous program cache operation, to copy data from the cache register to the data register, and then to begin moving the data register contents to the specified page and block ad-

dress.

To determine the progress of ^tCBSY, the host can monitor the target's R/B# signal or, alternatively, the status operations (70h, 78h) can be used. When the LUN's status shows that it is busy with a PROGRAM CACHE operation (RDY = 1, ARDY = 0), the host should check the status of the FAILC bit to see if a previous cache operation was successful.

If, after ^tCBSY, the host wants to wait for the program cache operation to complete, without issuing the PROGRAM PAGE (80h-10h) command, the host should monitor AR-DY until it is 1. The host should then check the status of the FAIL and FAILC bits.

In devices with more than one die (LUN) per target, during and following interleaved die (multi-LUN) operations, the READ STATUS ENHANCED (78h) command must be used to select only one die (LUN) for status output. Use of the READ STATUS (70h) command could cause more than one die (LUN) to respond, resulting in bus contention.

The PROGRAM PAGE CACHE (80h-15h) command is used as the final command of a two-plane program cache operation. It is preceded by one or more PROGRAM PAGE TWO-PLANE (80h-11h) commands. Data for all of the addressed planes is transferred from the cache registers to the corresponding data registers, then moved to the NAND Flash array. The host should check the status of the operation by using the status operations (70h, 78h).



2Gb: x8 NAND Flash Memory Program Operations

Figure 45: PROGRAM PAGE CACHE (80h–15h) Operation (Start)





Figure 46: PROGRAM PAGE CACHE (80h-15h) Operation (End)





2Gb: x8 NAND Flash Memory Program Operations

PROGRAM PAGE TWO-PLANE (80h-11h)

The PROGRAM PAGE TWO-PLANE (80h-11h) command enables the host to input data to the addressed plane's cache register and queue the cache register to ultimately be moved to the NAND Flash array. This command can be issued one or more times. Each time a new plane address is specified that plane is also queued for data transfer. To input data for the final plane and to begin the program operation for all previously queued planes, issue either the PROGRAM PAGE (80h-10h) command or the PROGRAM PAGE CACHE (80h-15h) command. All of the queued planes will move the data to the NAND Flash array. This command is accepted by the die (LUN) when it is ready (RDY = 1).

To input a page to the cache register and queue it to be moved to the NAND Flash array at the block and page address specified, write 80h to the command register. Unless this command has been preceded by a PROGRAM PAGE TWO-PLANE (80h-11h) command, issuing the 80h to the command register clears all of the cache registers' contents on the selected target. Write five address cycles containing the column address and row address; data input cycles follow. Serial data is input beginning at the column address specified. At any time during the data input cycle, the RANDOM DATA INPUT (85h) and PROGRAM FOR INTERNAL DATA INPUT (85h) commands can be issued. When data input is complete, write 11h to the command register. The selected die (LUN) will go busy (RDY = 0, ARDY = 0) for ^tDBSY.

To determine the progress of ^tDBSY, the host can monitor the target's R/B# signal or, alternatively, the status operations (70h, 78h) can be used. When the LUN's status shows that it is ready (RDY = 1), additional PROGRAM PAGE TWO-PLANE (80h-11h) commands can be issued to queue additional planes for data transfer. Alternatively, the PROGRAM PAGE (80h-10h) or PROGRAM PAGE CACHE (80h-15h) commands can be issued.

When the PROGRAM PAGE (80h-10h) command is used as the final command of a twoplane program operation, data is transferred from the cache registers to the NAND Flash array for all of the addressed planes during ^tPROG. When the die (LUN) is ready (RDY = 1, ARDY = 1), the host should check the status of the FAIL bit for each of the planes to verify that programming completed successfully.


When the PROGRAM PAGE CACHE (80h-15h) command is used as the final command of a program cache two-plane operation, data is transferred from the cache registers to the data registers after the previous array operations finish. The data is then moved from the data registers to the NAND Flash array for all of the addressed planes. This occurs during ^tCBSY. After ^tCBSY, the host should check the status of the FAILC bit for each of the planes from the previous program cache operation, if any, to verify that programming completed successfully.

For the PROGRAM PAGE TWO-PLANE (80h-11h), PROGRAM PAGE (80h-10h), and PRO-GRAM PAGE CACHE (80h-15h) commands, see Two-Plane Operations for two-plane addressing requirements.



2Gb: x8 NAND Flash Memory Program Operations

Figure 47: PROGRAM PAGE TWO-PLANE (80h–11h) Operation





Erase Operations

Erase operations are used to clear the contents of a block in the NAND Flash array to prepare its pages for program operations.

Erase Operations

The ERASE BLOCK (60h-D0h) command, when not preceded by the ERASE BLOCK TWO-PLANE (60h-D1h) command, erases one block in the NAND Flash array. When the die (LUN) is ready (RDY = 1, ARDY = 1), the host should check the FAIL bit to verify that this operation completed successfully.

TWO-PLANE ERASE Operations

The ERASE BLOCK TWO-PLANE (60h-D1h) command can be used to further system performance of erase operations by allowing more than one block to be erased in the NAND array. This is done by prepending one or more ERASE BLOCK TWO-PLANE (60h-D1h) commands in front of the ERASE BLOCK (60h-D0h) command. See Two-Plane Operations for details.

ERASE BLOCK (60h-D0h)

The ERASE BLOCK (60h-D0h) command erases the specified block in the NAND Flash array. This command is accepted by the die (LUN) when it is ready (RDY = 1, ARDY = 1).


To erase a block, write 60h to the command register. Then write three address cycles containing the row address; the page address is ignored. Conclude by writing D0h to the command register. The selected die (LUN) will go busy (RDY = 0, ARDY = 0) for ^tBERS while the block is erased.

To determine the progress of an ERASE operation, the host can monitor the target's R/B# signal, or alternatively, the status operations (70h, 78h) can be used. When the die (LUN) is ready (RDY = 1, ARDY = 1) the host should check the status of the FAIL bit.

In devices that have more than one die (LUN) per target, during and following interleaved die (multi-LUN) operations, the READ STATUS ENHANCED (78h) command must be used to select only one die (LUN) for status output. Use of the READ STATUS (70h) command could cause more than one die (LUN) to respond, resulting in bus contention.

The ERASE BLOCK (60h-D0h) command is used as the final command of an erase twoplane operation. It is preceded by one or more ERASE BLOCK TWO-PLANE (60h-D1h) commands. All blocks in the addressed planes are erased. The host should check the status of the operation by using the status operations (70h, 78h). See Two-Plane Operations for two-plane addressing requirements.

Figure 48: ERASE BLOCK (60h-D0h) Operation





ERASE BLOCK TWO-PLANE (60h-D1h)


The ERASE BLOCK TWO-PLANE (60h-D1h) command queues a block in the specified plane to be erased in the NAND Flash array. This command can be issued one or more times. Each time a new plane address is specified, that plane is also queued for a block to be erased. To specify the final block to be erased and to begin the ERASE operation for all previously queued planes, issue the ERASE BLOCK (60h-D0h) command. This command is accepted by the die (LUN) when it is ready (RDY = 1, ARDY = 1).

To queue a block to be erased, write 60h to the command register, then write three address cycles containing the row address; the page address is ignored. Conclude by writing D1h to the command register. The selected die (LUN) will go busy (RDY = 0, ARDY = 0) for ^tDBSY.

To determine the progress of ^tDBSY, the host can monitor the target's R/B# signal, or alternatively, the status operations (70h, 78h) can be used. When the LUN's status shows that it is ready (RDY = 1, ARDY = 1), additional ERASE BLOCK TWO-PLANE (60h-D1h) commands can be issued to queue additional planes for erase. Alternatively, the ERASE BLOCK (60h-D0h) command can be issued to erase all of the queued blocks.

For two-plane addressing requirements for the ERASE BLOCK TWO-PLANE (60h-D1h) and ERASE BLOCK (60h-D0h) commands, see Two-Plane Operations.

Figure 49: ERASE BLOCK TWO-PLANE (60h–D1h) Operation





2Gb: x8 NAND Flash Memory Internal Data Move Operations

Internal Data Move Operations

Internal data move operations make it possible to transfer data within a device from one page to another using the cache register. This is particularly useful for block management and wear leveling.

The INTERNAL DATA MOVE operation is a two-step process consisting of a READ FOR INTERNAL DATA MOVE (00h-35h) and a PROGRAM FOR INTERNAL DATA MOVE (85h-10h) command. To move data from one page to another on the same plane, first issue the READ FOR INTERNAL DATA MOVE (00h-35h) command. When the die (LUN) is ready (RDY = 1, ARDY = 1), the host can transfer the data to a new page by issuing the PROGRAM FOR INTERNAL DATA MOVE (85h-10h) command. When the die (LUN) is again ready (RDY = 1, ARDY = 1), the host should check the FAIL bit to verify that this operation completed successfully.

To prevent bit errors from accumulating over multiple INTERNAL DATA MOVE operations, it is recommended that the host read the data out of the cache register after the READ FOR INTERNAL DATA MOVE (00h-35h) completes and prior to issuing the PRO-GRAM FOR INTERNAL DATA MOVE (85h-10h) command. The RANDOM DATA READ (05h-E0h) command can be used to change the column address. The host should check the data for ECC errors and correct them. When the PROGRAM FOR INTERNAL DATA MOVE (85h-10h) command is issued, any corrected data can be input. The PROGRAM FOR INTERNAL DATA INPUT (85h) command can be used to change the column address.

It is not possible to use the READ FOR INTERNAL DATA MOVE operation to move data from one plane to another or from one die (LUN) to another. Instead, use a READ PAGE (00h-30h) or READ FOR INTERNAL DATA MOVE (00h-35h) command to read the data out of the NAND, and then use a PROGRAM PAGE (80h-10h) command with data input to program the data to a new plane or die (LUN).

Between the READ FOR INTERNAL DATA MOVE (00h-35h) and PROGRAM FOR INTER-NAL DATA MOVE (85h-10h) commands, the following commands are supported: status operations (70h, 78h) and column address operations (05h-E0h, 06h-E0h, 85h). The RE-SET operation (FFh) can be issued after READ FOR INTERNAL DATA MOVE (00h-35h), but the contents of the cache registers on the target are not valid.

In devices that have more than one die (LUN) per target, once the READ FOR INTER-NAL DATA MOVE (00h-35h) is issued, interleaved die (multi-LUN) operations are prohibited until after the PROGRAM FOR INTERNAL DATA MOVE (85h-10h) command is issued.

Two-Plane Read for Internal Data Move Operations

Two-plane internal data move read operations improve read data throughput by copying data simultaneously from more than one plane to the specified cache registers. This is done by issuing the READ PAGE TWO-PLANE (00h-00h-30h) command or the READ FOR INTERNAL DATA MOVE (00h-00h-35h) command.

The INTERNAL DATA MOVE PROGRAM TWO-PLANE (85h-11h) command can be used to further system performance of PROGRAM FOR INTERNAL DATA MOVE operations by enabling movement of multiple pages from the cache registers to different planes of the NAND Flash array. This is done by prepending one or more PROGRAM FOR INTERNAL DATA MOVE (85h-11h) commands in front of the PROGRAM FOR INTERNAL DA-TA MOVE (85h-10h) command. See Two-Plane Operations for details.



2Gb: x8 NAND Flash Memory Internal Data Move Operations

READ FOR INTERNAL DATA MOVE (00h-35h)

The READ FOR INTERNAL DATA MOVE (00h-35h) command is functionally identical to the READ PAGE (00h-30h) command, except that 35h is written to the command register instead of 30h.

Though it is not required, it is recommended that the host read the data out of the device to verify the data prior to issuing the PROGRAM FOR INTERNAL DATA MOVE (85h-10h) command to prevent the propagation of data errors.

If internal ECC is enabled, the data does not need to be toggled out by the host to be corrected and moving data can then be written to a new page without data reloading, which improves system performance.

Figure 50: READ FOR INTERNAL DATA MOVE (00h-35h) Operation





Figure 51: READ FOR INTERNAL DATA MOVE (00h-35h) with RANDOM DATA READ (05h-E0h)





2Gb: x8 NAND Flash Memory Internal Data Move Operations

Figure 52: INTERNAL DATA MOVE (85h-10h) with Internal ECC Enabled





Figure 53: INTERNAL DATA MOVE (85h-10h) with RANDOM DATA INPUT with Internal ECC Enabled



PROGRAM FOR INTERNAL DATA MOVE (85h-10h)

The PROGRAM FOR INTERNAL DATA MOVE (85h-10h) command is functionally identical to the PROGRAM PAGE (80h-10h) command, except that when 85h is written to the command register, cache register contents are not cleared.

Figure 54: PROGRAM FOR INTERNAL DATA MOVE (85h-10h) Operation








Figure 55: PROGRAM FOR INTERNAL DATA MOVE (85h-10h) with RANDOM DATA INPUT (85h)



PROGRAM FOR INTERNAL DATA MOVE TWO-PLANE (85h-11h)

The PROGRAM FOR INTERNAL DATA MOVE TWO-PLANE (85h-11h) command is functionally identical to the PROGRAM PAGE TWO-PLANE (85h-11h) command, except that when 85h is written to the command register, cache register contents are not cleared. See Program Operations for further details.

Figure 56: PROGRAM FOR INTERNAL DATA MOVE TWO-PLANE (85h-11h) Operation





Block Lock Feature

The block lock feature protects either the entire device or ranges of blocks from being programmed and erased. Using the block lock feature is preferable to using WP# to prevent PROGRAM and ERASE operations.

Block lock is enabled and disabled at power-on through the LOCK pin. At power-on, if LOCK is LOW, all BLOCK LOCK commands are disabled. However if LOCK is HIGH at power-on, the BLOCK LOCK commands are enabled and, by default, all the blocks on the device are protected, or locked, from PROGRAM and ERASE operations, even if WP# is HIGH.

Before the contents of the device can be modified, the device must first be unlocked. Either a range of blocks or the entire device may be unlocked. PROGRAM and ERASE operations complete successfully only in the block ranges that have been unlocked. Blocks, once unlocked, can be locked again to protect them from further PROGRAM and ERASE operations.

Blocks that are locked can be protected further, or locked tight. When locked tight, the device's blocks can no longer be locked or unlocked.

WP# and Block Lock

The following is true when the block lock feature is enabled:

- Holding WP# LOW locks all blocks, provided the blocks are not locked tight.
- If WP# is held LOW to lock blocks, then returned to HIGH, a new UNLOCK command must be issued to unlock blocks.

UNLOCK (23h-24h)

By default at power-on, if LOCK is HIGH, all the blocks are locked and protected from PROGRAM and ERASE operations. The UNLOCK (23h) command is used to unlock a range of blocks. Unlocked blocks have no protection and can be programmed or erased.

The UNLOCK command uses two registers, a lower boundary block address register and an upper boundary block address register, and the invert area bit to determine what range of blocks are unlocked. When the invert area bit = 0, the range of blocks within the lower and upper boundary address registers are unlocked. When the invert area bit = 1, the range of blocks outside the boundaries of the lower and upper boundary address registers are unlocked. The lower boundary block address must be less than the upper boundary block address. The figures below show examples of how the lower and upper boundary address registers work with the invert area bit.

To unlock a range of blocks, issue the UNLOCK (23h) command followed by the appropriate address cycles that indicate the lower boundary block address. Then issue the 24h command followed by the appropriate address cycles that indicate the upper boundary block address. The least significant page address bit, PA0, should be set to 1 if setting the invert area bit; otherwise, it should be 0. The other page address bits should be 0.

Only one range of blocks can be specified in the lower and upper boundary block address registers. If after unlocking a range of blocks the UNLOCK command is again issued, the new block address range determines which blocks are unlocked. The previous unlocked block address range is not retained.



Figure 57: Flash Array Protected: Invert Area Bit = 0




Figure 58: Flash Array Protected: Invert Area Bit = 1




Table 18: Block Lock Address Cycle Assignments


ALE Cycle	I/O[15:8] ¹	I/07	I/O6	I/O5	I/04	I/O3	I/O2	I/O1	I/O0
First	LOW	BA7	BA6	LOW	LOW	LOW	LOW	LOW	Invert area bit ²
Second	LOW	BA15	BA14	BA13	BA12	BA11	BA10	BA9	BA8
Third	LOW	LOW	LOW	LOW	LOW	LOW	LOW	BA17	BA16

Notes: 1. I/O[15:8] is applicable only for x16 devices.

 Invert area bit is applicable for 24h command; it may be LOW or HIGH for 23h command.



Figure 59: UNLOCK Operation



LOCK (2Ah)

By default at power-on, if LOCK is HIGH, all the blocks are locked and protected from PROGRAM and ERASE operations. If portions of the device are unlocked using the UN-LOCK (23h) command, they can be locked again using the LOCK (2Ah) command. The LOCK command locks all of the blocks in the device. Locked blocks are write-protected from PROGRAM and ERASE operations.

To lock all of the blocks in the device, issue the LOCK (2Ah) command.

When a PROGRAM or ERASE operation is issued to a locked block, R/B# goes LOW for ^tLBSY. The PROGRAM or ERASE operation does not complete. Any READ STATUS command reports bit 7 as 0, indicating that the block is protected.

The LOCK (2Ah) command is disabled if LOCK is LOW at power-on or if the device is locked tight.

Figure 60: LOCK Operation



LOCK TIGHT (2Ch)

The LOCK TIGHT (2Ch) command prevents locked blocks from being unlocked and also prevents unlocked blocks from being locked. When this command is issued, the UN-LOCK (23h) and LOCK (2Ah) commands are disabled. This provides an additional level of protection against inadvertent PROGRAM and ERASE operations to locked blocks.

To implement LOCK TIGHT in all of the locked blocks in the device, verify that WP# is HIGH and then issue the LOCK TIGHT (2Ch) command.

When a PROGRAM or ERASE operation is issued to a locked block that has also been locked tight, R/B# goes LOW for ^tLBSY. The PROGRAM or ERASE operation does not complete. The READ STATUS (70h) command reports bit 7 as 0, indicating that the block is protected. PROGRAM and ERASE operations complete successfully to blocks that were not locked at the time the LOCK TIGHT command was issued.

After the LOCK TIGHT command is issued, the command cannot be disabled via a software command. Lock tight status can be disabled only by power cycling the device or toggling WP#. When the lock tight status is disabled, all of the blocks become locked, the same as if the LOCK (2Ah) command had been issued.

The LOCK TIGHT (2Ch) command is disabled if LOCK is LOW at power-on.





Figure 61: LOCK TIGHT Operation

Figure 62: PROGRAM/ERASE Issued to Locked Block





BLOCK LOCK READ STATUS (7Ah)

The BLOCK LOCK READ STATUS (7Ah) command is used to determine the protection status of individual blocks. The address cycles have the same format, as shown below, and the invert area bit should be set LOW. On the falling edge of RE# the I/O pins output the block lock status register, which contains the information on the protection status of the block.

Table 19: Block Lock Status Register Bit Definitions

Block Lock Status Register Definitions	I/O[7:3]	I/O2 (Lock#)	I/O1 (LT#)	I/O0 (LT)
Block is locked tight	Х	0	0	1
Block is locked	Х	0	1	0
Block is unlocked, and device is locked tight	Х	1	0	1
Block is unlocked, and device is not locked tight	Х	1	1	0

Figure 63: BLOCK LOCK READ STATUS







Figure 64: BLOCK LOCK Flowchart



PROTECT Command

Blocks 00h–07h are guaranteed valid with ECC when shipped from the factory. The PROTECT command provides nonvolatile, irreversible protection of up to twelve groups (48 blocks total). Implementation of the protection is group-based, which means that a minimum of one group (4 blocks) is protected when the PROTECT command is issued.


Because block protection is nonvolatile, a power-on or power-off sequence does not affect the block status after the PROTECT command is issued. The device ships from the factory with no blocks protected so that users can program or erase the blocks before issuing the PROTECT command. Block protection is also irreversible in that when pro-



tection is enabled by the issuing PROTECT command, the protected blocks can no longer be programmed or erased.

The PROTECT command includes the steps detailed below.

Figure 65: Address and Command Cycles



Note: 1. In the 4th address cycle, 0YH is the last 4 bits and represents the group of blocks to be protected. There are always 12 Groups, so Y = 0000b-1011b: Y = 0000 protects Group0 = blks 0, 1, 2, 3; Y = 0001 protects Group1 = blks 4, 5, 6, 7; Y = 1011 protects Group11 = blks 44, 45, 46, 47.

PROTECTION Command Details

To enable protection, four bus WRITE cycles set up the 4Ch, 03h, 1Dh, and 41h commands. Next, one bus WRITE cycle sets up the PAGE PROGRAM command (80h).

Then, five bus WRITE cycles are required to input the targeted block group information: 00h, 00h, 00h, 0Yh, 00h. In this 4th address cycle, 0YH is the last 4 bits and represents the group of blocks to be protected. There are always 12 Groups, so Y = 0000b-1011b:

- Y = 0000 protects Group0 = blks 0, 1, 2, 3.
- Y = 0001 protects Group1 = blks 4, 5, 6, 7.
- Y = 1011 protects Group11 = blks 44, 45, 46, 47.

One bus cycle is required to issue the PAGE PROGRAM CONFIRM command. After ^tPROG, the targeted block groups are protected. The EXIT PROTECTION command (FFh) is issued to ensure the device exits protection mode.

 $(4Ch-03h-1Dh-41h)-80h-addr (00h-00h-00h-0Yh-00h)-10h-{}^tPROG-FFh$

The enable protection step is four bytes wide to prevent implementing involuntary protection. In addition, any spurious command/address/data cycles between each byte invalidates the entire process and the next PROGRAM command does not affect the block protection status. Likewise, any spurious command/address/data cycle between enable protection and setting up the PAGE PROGRAM command invalidates the entire protection command process.

If enable protection is followed by an operation other than the PROGRAM operation, such as a PAGE READ or BLOCK ERASE operation, this other operation is executed without affecting block protection status. Therefore, the PROTECT operation must still be executed to protect the block. The PROTECT operation is inhibited if WP# is LOW. Upon PROTECT operation failure, the status register reports a value of E1h. Upon PROTECT operation success, the status register reports value of E0h.

The following is an example of boot block protection:

Protect group 5 (blks20-23): (4Ch-03h-1Dh-41h)-80h-addr(00h-00h-05h-00h)-10h- $^t\mathrm{PROG}\text{-}\mathrm{FFh}$



2Gb: x8 NAND Flash Memory One-Time Programmable (OTP) Operations

One-Time Programmable (OTP) Operations

This Micron NAND Flash device offers a protected, one-time programmable NAND Flash memory area. Thirty full pages of OTP data are available on the device, and the entire range is guaranteed to be good. The OTP area is accessible only through the OTP commands. Customers can use the OTP area any way they choose; typical uses include programming serial numbers or other data for permanent storage.

The OTP area leaves the factory in an unwritten state (all bits are 1s). Programming or partial-page programming enables the user to program only 0 bits in the OTP area. The OTP area cannot be erased, whether it is protected or not. Protecting the OTP area prevents further programming of that area.

Micron provides a unique way to program and verify data before permanently protecting it and preventing future changes. The OTP area is only accessible while in OTP operation mode. To set the device to OTP operation mode, issue the SET FEATURE (EFh) command to feature address 90h and write 01h to P1, followed by three cycles of 00h to P2-P4. For parameters to enter OTP mode, see Features Operations.

When the device is in OTP operation mode, all subsequent PAGE READ (00h-30h) and PROGRAM PAGE (80h-10h) commands are applied to the OTP area. The OTP area is assigned to page addresses 02h-1Fh. To program an OTP page, issue the PROGRAM PAGE (80h-10h) command. The pages must be programmed in the ascending order. Similarly, to read an OTP page, issue the PAGE READ (00h-30h) command.

Protecting the OTP is done by entering OTP protect mode. To set the device to OTP protect mode, issue the SET FEATURE (EFh) command to feature address 90h and write 03h to P1, followed by three cycles of 00h to P2-P4.

To determine whether the device is busy during an OTP operation, either monitor R/B# or use the READ STATUS (70h) command.

To exit OTP operation or protect mode, write 00h to P1 at feature address 90h.

Legacy OTP Commands

For legacy OTP commands, OTP DATA PROGRAM (A0h-10h), OTP DATA PROTECT (A5h-10h), and OTP DATA READ (AFh-30h), refer to the MT29F4GxxAxC data sheet.

OTP DATA PROGRAM (80h-10h)

The OTP DATA PROGRAM (80h-10h) command is used to write data to the pages within the OTP area. An OTP page allows only four partial-page programs. There is no ERASE operation for OTP pages.

PROGRAM PAGE enables programming into an offset of an OTP page using two bytes of the column address (CA[12:0]). The command is compatible with the RANDOM DATA INPUT (85h) command. The PROGRAM PAGE command will not execute if the OTP area has been protected.

To use the PROGRAM PAGE command, issue the 80h command. Issue *n* address cycles. The first two address cycles are the column address. For the remaining cycles, select a page in the range of 02h-00h through 1Fh-00h. Next, write *n* bytes of data. After data input is complete, issue the 10h command. The internal control logic automatically executes the proper programming algorithm and controls the necessary timing for programming and verification.



2Gb: x8 NAND Flash Memory One-Time Programmable (OTP) Operations

R/B# goes LOW for the duration of the array programming time (^tPROG). The READ STATUS (70h) command is the only valid command for reading status in OTP operation mode. Bit 5 of the status register reflects the state of R/B#. When the device is ready, read bit 0 of the status register to determine whether the operation passed or failed (see Status Operations). Each OTP page can be programmed to 4 partial-page programming.

RANDOM DATA INPUT (85h)

After the initial OTP data set is input, additional data can be written to a new column address with the RANDOM DATA INPUT (85h) command. The RANDOM DATA INPUT command can be used any number of times in the same page prior to the OTP PAGE WRITE (10h) command being issued.





Figure 66: OTP DATA PROGRAM (After Entering OTP Operation Mode)

Note: 1. The OTP page must be within the 02h–1Fh range.







OTP DATA PROTECT (80h-10)

The OTP area is protected on a block basis. To protect a block, set the device to OTP protect mode, then issue the PROGRAM PAGE (80h-10h) command and write OTP address 00h, 00h, 00h, 00h. To set the device to OTP protect mode, issue the SET FEATURE (EFh) command to 90h (feature address) and write 03h to P1, followed by three cycles of 00h to P2-P4.

After the data is protected, it cannot be programmed further. When the OTP area is protected, the pages within the area are no longer programmable and cannot be unprotected.

To use the PROGRAM PAGE command to protect the OTP area, issue the 80h command, followed by *n* address cycles, write 00h data, data cycle of 00h, followed by the 10h command. (An example of the address sequence is shown in the following figure.) If an OTP DATA PROGRAM command is issued after the OTP area has been protected, R/B# will go LOW for ^tOBSY.


The READ STATUS (70h) command is the only valid command for reading status in OTP operation mode. Bit 5 of the status register reflects the state of R/B#.

When the device is ready, read bit 0 of the status register to determine whether the operation passed or failed (see Status Operations).



2Gb: x8 NAND Flash Memory One-Time Programmable (OTP) Operations

Figure 68: OTP DATA PROTECT Operation (After Entering OTP Protect Mode)



Note: 1. OTP data is protected following a good status confirmation.

OTP DATA READ (00h-30h)

To read data from the OTP area, set the device to OTP operation mode, then issue the PAGE READ (00h-30h) command. Data can be read from OTP pages within the OTP area whether the area is protected or not.

To use the PAGE READ command for reading data from the OTP area, issue the 00h command, and then issue five address cycles: for the first two cycles, the column address; and for the remaining address cycles, select a page in the range of 02h-00h-00h through 1Fh-00h-00h. Lastly, issue the 30h command. The PAGE READ CACHE MODE command is not supported on OTP pages.

R/B# goes LOW (^tR) while the data is moved from the OTP page to the data register. The READ STATUS (70h) command is the only valid command for reading status in OTP operation mode. Bit 5 of the status register reflects the state of R/B# (see Status Operations).

Normal READ operation timings apply to OTP read accesses. Additional pages within the OTP area can be selected by repeating the OTP DATA READ command.


The PAGE READ command is compatible with the RANDOM DATA OUTPUT (05h-E0h) command.

Only data on the current page can be read. Pulsing RE# outputs data sequentially.




2Gb: x8 NAND Flash Memory One-Time Programmable (OTP) Operations

Figure 69: OTP DATA READ



Note: 1. The OTP page must be within the 02h–1Fh range.

Figure 70: OTP DATA READ with RANDOM DATA READ Operation



Note: 1. The OTP page must be within the range 02h–1Fh.



Two-Plane Operations

Each NAND Flash logical unit (LUN) is divided into multiple physical planes. Each plane contains a cache register and a data register independent of the other planes. The planes are addressed via the low-order block address bits. Specific details are provided in Device and Array Organization.

Two-plane operations make better use of the NAND Flash arrays on these physical planes by performing concurrent READ, PROGRAM, or ERASE operations on multiple planes, significantly improving system performance. Two-plane operations must be of the same type across the planes; for example, it is not possible to perform a PROGRAM operation on one plane with an ERASE operation on another.

When issuing two-plane program or erase operations, use the READ STATUS (70h) command and check whether the previous operation(s) failed. If the READ STATUS (70h) command indicates that an error occurred (FAIL = 1 and/or FAILC = 1), use the READ STATUS ENHANCED (78h) command to determine which plane operation failed.

Two-Plane Addressing


Two-plane commands require multiple, five-cycle addresses, one address per operational plane. For a given two-plane operation, these addresses are subject to the following requirements:

- The LUN address bit(s) must be identical for all of the issued addresses.
- The plane select bit, BA[6], must be different for each issued address.
- The page address bits, PA[5:0], must be identical for each issued address.

The READ STATUS (70h) command should be used following two-plane program page and erase block operations on a single die (LUN).



Figure 71: TWO-PLANE PAGE READ



- Notes: 1. Column and page addresses must be the same.
 - 2. The least significant block address bit, BA6, must be different for the first- and second-plane addresses.

Figure 72: TWO-PLANE PAGE READ with RANDOM DATA READ





Figure 73: TWO-PLANE PROGRAM PAGE












Figure 75: TWO-PLANE PROGRAM PAGE CACHE MODE




Figure 76: TWO-PLANE INTERNAL DATA MOVE






Figure 77: TWO-PLANE INTERNAL DATA MOVE with TWO-PLANE RANDOM DATA READ






Figure 78: TWO-PLANE INTERNAL DATA MOVE with RANDOM DATA INPUT






Figure 79: TWO-PLANE BLOCK ERASE





Figure 80: TWO-PLANE/MULTIPLE-DIE READ STATUS Cycle





2Gb: x8 NAND Flash Memory Interleaved Die (Multi-LUN) Operations

Interleaved Die (Multi-LUN) Operations

In devices that have more than one die (LUN) per target, it is possible to improve performance by interleaving operations between the die (LUNs). An interleaved die (multi-LUN) operation is one that is issued to an idle die (LUN) (RDY = 1) while another die (LUN) is busy (RDY = 0).

Interleaved die (multi-LUN) operations are prohibited following RESET (FFh), identification (90h, ECh, EDh), and configuration (EEh, EFh) operations until ARDY =1 for all of the die (LUNs) on the target.

During an interleaved die (multi-LUN) operation, there are two methods to determine operation completion. The R/B# signal indicates when all of the die (LUNs) have finished their operations. R/B# remains LOW while any die (LUN) is busy. When R/B# goes HIGH, all of the die (LUNs) are idle and the operations are complete. Alternatively, the READ STATUS ENHANCED (78h) command can report the status of each die (LUN) individually.

If a die (LUN) is performing a cache operation, like PROGRAM PAGE CACHE (80h-15h), then the die (LUN) is able to accept the data for another cache operation when status register bit 6 is 1. All operations, including cache operations, are complete on a die when status register bit 5 is 1.

During and following interleaved die (multi-LUN) operations, the READ STATUS (70h) command is prohibited. Instead, use the READ STATUS ENHANCED (78h) command to monitor status. This command selects which die (LUN) will report status. When two-plane commands are used with interleaved die (multi-LUN) operations, the two-plane commands must also meet the requirements in Two-Plane Operations.

See Command Definitions for the list of commands that can be issued while other die (LUNs) are busy.

During an interleaved die (multi-LUN) operation that involves a PROGRAM series (80h-10h, 80h-15h) operation and a READ operation, the PROGRAM series operation must be issued before the READ series operation. The data from the READ series operation must be output to the host before the next PROGRAM series operation is issued. This is because the 80h command clears the cache register contents of all cache registers on all planes.



2Gb: x8 NAND Flash Memory ECC Protection

ECC Protection

Internal ECC enables 9-bit detection and 8-bit correction in 528 bytes (x8) of main area and 16 bytes (x8) of spare area. READ and PROGRAM operations with internal ECC can be enabled or disabled by using the SET FEATURE command. During the busy time for PROGRAM operations, internal ECC generates parity bits when error detection is complete. During READ operations the device executes the internal ECC engine (9-bit detection and 8-bit error correction). When the READ operation is complete, read status bit 0 must be checked to determine whether errors larger than eight bits have occurred.

Following the READ STATUS command, the device must be returned to read mode by issuing the 00h command.

Limitations of internal ECC include the spare area, defined in the Spare Area Mapping (x8) table, and ECC parity areas that cannot be written to. Each ECC user area (referred to as main and spare) must be written within one partial-page program so that the NAND device can calculate the proper ECC parity. The number of partial-page programs within a page cannot exceed four.

ECC is enabled/disabled as shown by the command sequence in the Feature Address 90h - Array Operation Mode table. First, the SET FEATURES register write (EFh) operation is issued, followed by the Array Operation Mode feature address (90h). Then, the ECC bit 3~0 is set as follows: Enable = 1000b; Disable = 0000b.

During a PROGRAM operation, the device calculates an ECC code on the 2k page in the cache register, before the page is written to the NAND Flash array. The ECC code is stored in the spare area of the page.

During a READ operation, the page data is read from the array to the cache register, where the ECC code is calculated and compared with the ECC code value read from the array. If a 1- to 8-bit error is detected, the error is corrected in the cache register. Only corrected data is output on the I/O bus. The ECC status bit indicates whether the error correction was successful. The Spare Area Mapping (x8) table that follows shows the ECC protection scheme used throughout a page.

With internal ECC, the user must accommodate the following:

- Spare area definitions provided in the ECC Protection table below.
- WRITEs to ECC are supported for main and spare areas 0, and 1. WRITEs to the ECC area are prohibited (see the ECC Protection table below).
- When using partial-page programming, the following conditions must both be met: First, in the main user area and in user meta data area I, single partial-page programming operations must be used (see the ECC Protection table below). Second, within a page, the user can perform a maximum of four partial-page programming operations.

Max Byte Address	Min Byte Address	ECC Protected	Area	Description
User Data				
1FFh	000h	Yes	Main 0	User data 0
3FFh	200h	Yes	Main 1	User data 1
5FFh	400h	Yes	Main 2	User data 2

Table 20: Spare Area Mapping (x8)



2Gb: x8 NAND Flash Memory ECC Protection

Table 20: Spare Area Mapping (x8) (Continued)

Max Byte Address	Min Byte Address	ECC Protected	Area	Description		
7FFh	600h	Yes	Main 3	User data 3		
User Meta Data						
80Fh	800h	Yes	Spare 0	User meta data		
81Fh	810h	Yes	Spare 1	User meta data		
82Fh	820h	Yes	Spare 2	User meta data		
83Fh	830h	Yes	Spare 3	User meta data		
ECC						
84Fh	840h	Yes	Spare 0	ECC for main/spare 0		
85Fh	850h	Yes	Spare 1	ECC for main/spare 1		
86Fh	860h	Yes	Spare 2	ECC for main/spare 2		
87Fh	870h	Yes	Spare 3	ECC for main/spare 3		

Table 21: ECC Status

Bit 4	Bit 3	Bit 0	Description
0	0	0	No errors
0	0	1	Multiple bit errors were detected and not corrected.
0	1	0	4 to 6 bit errors were detected and corrected. Refresh is recommended.
0	1	1	Reserved
1	0	0	1 to 3 bit errors/page were detected and corrected.
1	0	1	Reserved
1	1	0	7 to 8 bit errors were detected and corrected. Refresh is required to guar- antee data retention.



2Gb: x8 NAND Flash Memory Error Management

Error Management

Each NAND Flash die (LUN) is specified to have a minimum number of valid blocks (NVB) of the total available blocks. This means the die (LUNs) could have blocks that are invalid when shipped from the factory. An invalid block is one that contains at least one page that has more bad bits than can be corrected by the minimum required ECC. Additional blocks can develop with use. However, the total number of available blocks per die (LUN) will not fall below NVB during the endurance life of the product.

Although NAND Flash memory devices could contain bad blocks, they can be used quite reliably in systems that provide bad block management and error-correction algorithms. This type of software environment ensures data integrity.

Internal circuitry isolates each block from other blocks, so the presence of a bad block does not affect the operation of the rest of the NAND Flash array.

NAND Flash devices are shipped from the factory erased. The factory identifies invalid blocks before shipping by attempting to program the bad block mark into every location in the first page of each invalid block. It may not be possible to program every location with the bad block mark. However, the first spare area location in each bad block is guaranteed to contain the bad block mark. This method is compliant with ONFI Factory Defect Mapping requirements. See the following table for the first spare area location and the bad block mark.

System software should check the first spare area location on the first page of each block prior to performing any PROGRAM or ERASE operations on the NAND Flash device. A bad block table can then be created, enabling system software to map around these areas. Factory testing is performed under worst-case conditions. Because invalid blocks could be marginal, it may not be possible to recover this information if the block is erased.

Over time, some memory locations may fail to program or erase properly. In order to ensure that data is stored properly over the life of the NAND Flash device, the following precautions are required:

- Always check status after a PROGRAM or ERASE operation
- Under typical conditions, use the minimum required ECC (see table below)
- · Use bad block management and wear-leveling algorithms

The first block (physical block address 00h) for each CE# is guaranteed to be valid with ECC when shipped from the factory.

Table 22: Error Management Details

Description	Requirement
Minimum number of valid blocks (NVB) per LUN	2008
Total available blocks per LUN	2048
First spare area location	x8: byte 2048
Bad-block mark	x8: 00h
Minimum required ECC	8-bit ECC per 544 bytes of data
Minimum ECC with internal ECC enabled	8-bit ECC per 528 bytes (user data) + 16 bytes (parity data)



2Gb: x8 NAND Flash Memory Electrical Specifications

Electrical Specifications

Stresses greater than those listed can cause permanent damage to the device. This is stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not guaranteed. Exposure to absolute maximum rating conditions for extended periods can affect reliability.

Table 23: Absolute Maximum Ratings

Parameter/Condition		Symbol	Min	Max	Unit
Voltage input	1.8V	V _{IN}	-0.6	+2.4	V
	3.3V		-0.6	+4.6	V
V _{CC} supply voltage	1.8V	V _{cc}	-0.6	+2.4	V
	3.3V		-0.6	+4.6	V
Storage temperature		T _{STG}	-65	+150	°C
Short circuit output curre	nt, I/Os	_	-	5	mA

Voltage on any pin relative to V_{SS}

Table 24: Recommended Operating Conditions

Parameter/Condition	Symbol	Min	Тур	Мах	Unit	
Operating temperature	Commercial	T _A	0	-	+70	°C
	Extended		-40	_	+85	°C
V _{CC} supply voltage	1.8V	V _{cc}	1.7	1.8	1.95	V
	3.3V		2.7	3.3	3.6	V
Ground supply voltage	·	V _{SS}	0	0	0	V

Table 25: Valid Blocks

Note 1 applies to all

Parameter	Symbol	Device	Min	Max	Unit	Notes
Valid block number	NVB	MT29F2G	2008	2048	Blocks	2

 Invalid blocks are blocks that contain one or more bad bits. The device may contain bad blocks upon shipment. Additional bad blocks may develop over time; however, the total number of available blocks will not drop below NVB during the endurance life of the device. Do not erase or program blocks marked invalid by the factory.

2. Block 00h (the first block) is guaranteed to be valid with ECC when shipped from the factory.



2Gb: x8 NAND Flash Memory Electrical Specifications

Table 26: Capacitance

Capacitance	(C	Cia -	20nF)	for	MT29F16G
Capacitance	$(C_{IN} =$	$C_{0} =$	ZUPF)	101	1011296100

Description	Symbol	Мах	Unit	Notes
Input/output capacitance (I/O)	C _{IO}	8	pF	1, 2
Input capacitance	C _{IN}	6	pF	1, 2

Notes: 1. These parameters are verified in device characterization and are not 100% tested. 2. Test conditions: $T_c = 25^{\circ}C$; f = 1 MHz; Vin = 0V.

Table 27: Test Conditions

Parameter	Value	Notes
Input pulse levels	0.0V to V _{CC}	
Input rise and fall times	5ns	
Input and output timing levels	V _{CC} /2	
Output load	1 TTL GATE and CL = 30pF (1.8V)	1
	1 TTL GATE and CL = 50pF (3.3V)	

Note: 1. Verified in device characterization, not 100% tested.



Electrical Specifications – DC Characteristics and Operating Conditions

Parameter	Conditions	Symbol	Min	Тур	Мах	Unit	Notes
Sequential READ current ECC off	${}^{t}RC = {}^{t}RC \text{ (MIN); CE# = V_{IL};}$ $I_{OUT} = 0mA$	I _{CC1}	-	15	20	mA	1
Sequential READ current ECC on	$^{t}RC = ^{t}RC$ (MIN); CE# = V _{IL} ; I _{OUT} = 0mA	I _{CC1}	-	25	35	mA	
PROGRAM current ECC off	_	I _{CC2}	-	15	20	mA	1
PROGRAM current ECC on	_	I _{CC2}	-	20	25	mA	
ERASE current ECC off	_	I _{CC3}	-	15	20	mA	1
ERASE current ECC on	_	I _{CC3}	-	20	25	mA	1
Standby current (TTL)	CE# = V _{IH} ; WP# = 0V/V _{CC}	I _{SB1}	-	-	1	mA	
Standby current (CMOS)	CE# = V _{CC} - 0.2V; WP# = 0V/V _{CC}	I _{SB2}	-	20	100	μA	
Staggered power-up cur- rent	Rise time = 1ms Line capacitance = 0.1µF	I _{ST}	-	-	10 per die	mA	2
Input leakage current	$V_{IN} = 0V$ to V_{CC}	ILI	-	_	±10	μA	
Output leakage current	$V_{OUT} = 0V$ to V_{CC}	I _{LO}	-	_	±10	μA	
Input high voltage	I/O[7:0], I/O[15:0], CE#, CLE, ALE, WE#, RE#, WP#, R/B#	V _{IH}	0.8 x V _{CC}	-	V _{CC} + 0.3	V	
Input low voltage, all in- puts	_	V _{IL}	-0.3	-	0.2 x V _{CC}	V	
Output high voltage	I _{OH} = -400μA	V _{OH}	0.67 x V _{CC}	_	-	V	3
Output low voltage	I _{OL} = -2.1mA	V _{OL}	-	_	0.4	V	3
Output low current	V _{OL} = 0.4V	I _{OL} (R/B#)	8	10	-	mA	4

Table 28: DC Characteristics and Operating Conditions (3.3V)

Notes: 1. Typical and maximum values are for single-plane operation only. If the device supports dual-plane operation, values are 25mA (TYP) and 35mA (Max).

2. Measurement is taken with 1ms averaging intervals and begins after V_{CC} reaches V_{CC} (MIN).

3. I_{OL} (R/B#) may need to be relaxed if R/B pull-down strength is not set to full.

4. V_{OH} and V_{OL} may need to be relaxed if I/O drive strength is not set to full.



2Gb: x8 NAND Flash Memory Electrical Specifications – DC Characteristics and Operating Conditions

Table 29: DC Characteristics and Operating Conditions (1.8V)

Parameter	Conditions	Symbol	Min	Тур	Мах	Unit	Notes
Sequential READ current ECC off	${}^{t}RC = {}^{t}RC$ (MIN); CE# = V _{IL} ; I _{OUT} = 0mA	I _{CC1}	-	13	20	mA	1, 2
Sequential READ current ECC on	${}^{t}RC = {}^{t}RC$ (MIN); CE# = V _{IL} ; I _{OUT} = 0mA	-	-	25	35	mA	
PROGRAM current ECC off	-	I _{CC2}	-	13	20	mA	1, 2
PROGRAM current ECC on	_	I _{CC2}	-	20	25	mA	
ERASE current ECC off	-	I _{CC3}	-	15	20	mA	1, 2
ERASE current ECC on	-	I _{CC3}	-	20	25	mA	1, 2
Standby current (TTL)	CE# = V _{IH} ; LOCK = WP# = 0V/V _{CC}	I _{SB1}	-	-	1	mA	
Standby current (CMOS)	$CE\# = V_{CC} - 0.2V;$ $LOCK = WP\# = 0V/V_{CC}$	I _{SB2}	-	15	50	μA	
Staggered power-up cur- rent	Rise time = 1ms Line capacitance = 0.1µF	I _{ST}	-	_	10 per die	mA	3
Input leakage current	$V_{IN} = 0V$ to V_{CC}	Ι _U	-	_	±10	μA	
Output leakage current	$V_{OUT} = 0V$ to V_{CC}	I _{LO}	_	_	±10	μA	
Input high voltage	I/O[7:0], I/O[15:0], CE#, CLE, ALE, WE#, RE#, WP#, R/B#, LOCK	V _{IH}	0.8 x V _{CC}	_	V _{CC} + 0.3	V	
Input low voltage, all in- puts	-	V _{IL}	-0.3	-	0.2 x V _{CC}	V	
Output high voltage	I _{OH} = −100μA	V _{OH}	V _{CC} - 0.2	_	_	V	4
Output low voltage	I _{OL} = -100μA	V _{OL}	-	_	0.2	V	4
Output low current	V _{OL} = 0.2V	I _{OL} (R/B#)	3	4	-	mA	5

Notes: 1. Typical and maximum values are for single-plane operation only. Dual-plane operation values are 20mA (TYP) and 40mA (MAX).

- 2. Values are for single die operations. Values could be higher for interleaved die operations.
- 3. Measurement is taken with 1ms averaging intervals and begins after V_{CC} reaches V_{CC} (MIN).
- 4. Test conditions for V_{OH} and V_{OL} .
- 5. DC characteristics may need to be relaxed if R/B# pull-down strength is not set to full.



Electrical Specifications – AC Characteristics and Operating Conditions

Parameter	Symbol	Min	Max	Unit	Notes
ALE to data start	tADL	70	_	ns	1
ALE hold time	tALH	5	_	ns	
ALE setup time	^t ALS	10	_	ns	
CE# hold time	^t CH	5	_	ns	
CLE hold time	^t CLH	5	_	ns	
CLE setup time	^t CLS	10	_	ns	
CE# setup time	^t CS	15	_	ns	
Data hold time	^t DH	5	_	ns	
Data setup time	^t DS	7	_	ns	
WRITE cycle time	tWC	20	_	ns	1
WE# pulse width HIGH	tWH	7	_	ns	1
WE# pulse width	tWP	10	-	ns	1
WP# transition to WE# LOW	tWW	100	-	ns	

Table 30: AC Characteristics: Command, Data, and Address Input (3.3V)

Note: 1. Timing for ^tADL begins in the address cycle, on the final rising edge of WE#, and ends with the first rising edge of WE# for data input.

Table 31: AC Characteristics: Command, Data, and Address Input (1.8V)

Parameter	Symbol	Min	Max	Unit	Notes
ALE to data start	tADL	100	_	ns	1
ALE hold time	tALH	5	_	ns	
ALE setup time	^t ALS	10	_	ns	
CE# hold time	^t CH	5	_	ns	
CLE hold time	^t CLH	5	_	ns	
CLE setup time	^t CLS	10	_	ns	
CE# setup time	tCS	25	_	ns	
Data hold time	^t DH	5	_	ns	
Data setup time	^t DS	10	_	ns	
WRITE cycle time	tWC	30	_	ns	1
WE# pulse width HIGH	tWH	10	_	ns	1
WE# pulse width	tWP	15	_	ns	1
WP# transition to WE# LOW	tWW	100	_	ns	

Note: 1. Timing for ^tADL begins in the address cycle on the final rising edge of WE#, and ends with the first rising edge of WE# for data input.



Table 32: AC Characteristics: Normal Operation (3.3V)

Parameter	Symbol	Min	Max	Unit	Notes
ALE to RE# delay	^t AR	10	_	ns	
CE# access time	^t CEA	-	25	ns	
CE# HIGH to output High-Z	^t CHZ	-	30	ns	2
CLE to RE# delay	^t CLR	10	_	ns	
CE# HIGH to output hold	^t COH	15	_	ns	
Output High-Z to RE# LOW	tIR	0	_	ns	
READ cycle time	^t RC	20	_	ns	
RE# access time	^t REA	-	16	ns	
RE# HIGH hold time	tREH	7	_	ns	
RE# HIGH to output hold	^t RHOH	15	_	ns	
RE# HIGH to WE# LOW	^t RHW	100	_	ns	2
RE# HIGH to output High-Z	^t RHZ	-	100	ns	
RE# LOW to output hold	tRLOH	5	_	ns	
RE# pulse width	^t RP	10	_	ns	
Ready to RE# LOW	^t RR	20	_	ns	
Reset time (READ/PROGRAM/ERASE)	^t RST	-	5/10/500	μs	3
WE# HIGH to busy	tWB	-	100	ns	4
WE# HIGH to RE# LOW	tWHR	60	_	ns	

Notes: 1. AC characteristics may need to be relaxed if I/O drive strength is not set to "full."

- 2. Transition is measured ±200mV from steady-state voltage with load. This parameter is sampled and not 100% tested.
- 3. The first time the RESET (FFh) command is issued while the device is idle, the device will go busy for a maximum of 1ms. Thereafter, the device goes busy for a maximum of 5µs.
- 4. Do not issue a new command during ^tWB, even if R/B# is ready.

Table 33: AC Characteristics: Normal Operation (1.8V)

Note 1 applies to all							
Parameter	Symbol	Min	Max	Unit	Notes		
ALE to RE# delay	^t AR	10	-	ns			
CE# access time	tCEA	-	30	ns			
CE# HIGH to output High-Z	tCHZ	-	50	ns	2		
CLE to RE# delay	^t CLR	10	-	ns			
CE# HIGH to output hold	^t COH	15	-	ns			
Output High-Z to RE# LOW	^t IR	0	-	ns			
READ cycle time	^t RC	30	-	ns			
RE# access time	^t REA	-	25	ns			
RE# HIGH hold time	tREH	10	-	ns			



Table 33: AC Characteristics: Normal Operation (1.8V) (Continued)

Note 1 applies to all					
Parameter	Symbol	Min	Мах	Unit	Notes
RE# HIGH to output hold	^t RHOH	15	-	ns	
RE# HIGH to WE# LOW	^t RHW	100	-	ns	
RE# HIGH to output High-Z	^t RHZ	-	65	ns	2
RE# pulse width	^t RP	15	-	ns	
Ready to RE# LOW	^t RR	20	-	ns	
Reset time (READ/PROGRAM/ERASE)	^t RST	-	7/13/600	μs	3
WE# HIGH to busy	tWB	-	100	ns	4
WE# HIGH to RE# LOW	tWHR	80	-	ns	

Notes: 1. AC characteristics may need to be relaxed if I/O drive strength is not set to full.

2. Transition is measured ±200mV from steady-state voltage with load. This parameter is sampled and not 100% tested.

3. The first time the RESET (FFh) command is issued while the device is idle, the device will be busy for a maximum of 1ms. Thereafter, the device is busy for a maximum of 5 μ s.

4. Do not issue a new command during ^tWB, even if R/B# is ready.



Electrical Specifications – Program/Erase Characteristics

Table 34: Program/Erase Characteristics

Parameter	Symbol	Тур	Max	Unit	Notes
Number of partial-page programs	NOP	-	4	cycles	1
BLOCK ERASE operation time	^t BERS	2	10	ms	2
Busy time for PROGRAM CACHE operation 1.8V V _{CC}	^t CBSY	7	600	μs	3
Busy time for PROGRAM CACHE operation 3.3V V _{CC}	^t CBSY	3	600	μs	3
Busy time for TWO-PLANE PROGRAM PAGE or TWO-PLANE BLOCK ERASE operation	^t DBSY	0.5	1	μs	
Cache read busy time	^t RCBSY	5	25	μs	
Cache read busy time ECC enabled 3.3V V _{CC}	^t RCBSY_ECC	30	70	μs	
Cache read busy time ECC enabled 1.8V V _{CC}	^t RCBSY_ECC	42	80	μs	
Busy time for SET FEATURES and GET FEATURES operations	^t FEAT	_	1	μs	
LAST PAGE PROGRAM operation time	^t LPROG	-	-	-	4
Busy time for OTP DATA PROGRAM operation if OTP is pro- tected	tOBSY	-	50	μs	
Busy time for PROGRAM/ERASE on locked blocks	^t LBSY	_	3	μs	
PROGRAM PAGE operation time	^t PROG	200	600	μs	2
PROGRAM PAGE ECC ON operation time	^t PROG_ECC	220	600	μs	2
Power-on reset time	^t POR	_	1	ms	
READ PAGE operation time	^t R	_	25	μs	
READ PAGE operation time ECC enabled 3.3V V _{CC}	^t R_ECC	45	70	μs	
READ PAGE operation time ECC enabled 1.8V V _{CC}	^t R_ECC	55	80	μs	

Notes: 1. Four total partial-page programs to the same page.

- 2. Typical ^tPROG and ^tBERS time may increase for two-plane operations.
- 3. ^tCBSY MAX time depends on timing between internal program completion and data-in.
- 4. ^tLPROG = ^tPROG (last page) + ^tPROG (last 1 page) command load time (last page) address load time (last page) data load time (last page).



Asynchronous Interface Timing Diagrams

Figure 81: RESET Operation




Figure 82: READ STATUS Cycle






Figure 83: READ STATUS ENHANCED Cycle





Figure 84: READ PARAMETER PAGE



CCMTD-1725822587-4081 m79a_2gb_ecc_off_embedded_nand.pdf – Rev. E 5/17 EN



Figure 85: READ PAGE




Figure 86: READ PAGE Operation with CE# "Don't Care"






Figure 88: READ PAGE CACHE SEQUENTIAL






Figure 89: READ PAGE CACHE RANDOM






Figure 90: READ ID Operation






Figure 92: PROGRAM PAGE Operation with CE# "Don't Care"




Figure 93: PROGRAM PAGE Operation with RANDOM DATA INPUT






Figure 94: PROGRAM PAGE CACHE




Figure 95: PROGRAM PAGE CACHE Ending on 15h






Figure 96: INTERNAL DATA MOVE





Figure 97: ERASE BLOCK Operation





2Gb: x8 NAND Flash Memory Revision History

Revision History

Rev. E – 05/17	
	• Updated READ ID Table
Rev. D – 11/16	
	Added more detail to read status table
	 Added typical tCBSY of 7µs for 1.8v
Rev. C – 10/16	
	 Updated DC Characteristics and Operating Conditions Added more details to Status Register Definition table
Rev. B – 7/16	
	• Updated legal status to Preliminary
Rev. A – 1/16	
	Initial release

8000 S. Federal Way, P.O. Box 6, Boise, ID 83707-0006, Tel: 208-368-4000 www.micron.com/products/support Sales inquiries: 800-932-4992 Micron and the Micron logo are trademarks of Micron Technology, Inc. All other trademarks are the property of their respective owners. This data sheet contains minimum and maximum limits specified over the power supply and temperature range set forth herein. Although considered final, these specifications are subject to change, as further product development and data characterization sometimes occur.