

# Parallel NOR and PSRAM 88-Ball MCP Combination Memory

### MT38L4031A502ZQXZI.XCA


#### **Features**

- Micron<sup>®</sup> Parallel NOR Flash and PSRAM components
- RoHS-compliant, "green" package
- Space-saving multichip package (MCP)
- Low-voltage operation (1.70–1.95V)
- Industrial temperature range: -40°C to +85°C

### **NOR Flash-Specific Features**

- · Multiple-bank, Parallel NOR Flash memory
- · Synchronous/asynchronous read
  - Synchronous burst read mode: 66 MHz
  - Random access times: 70ns
  - Asynchronous page read mode: 20ns
- Programming times
  - 2.5µs typical word program time using buffer enhanced factory program command
  - Fast program with 9VV<sub>PP</sub>
- · Memory blocks
  - Multiple bank memory array: 8Mb banks
  - Top or bottom location parameter blocks<sup>1</sup>
- Dual operations
  - Program erase in 1 bank, read in others
  - No delay between READ and WRITE operations
- · Block locking
  - All blocks locked at power-up
  - Any combination of blocks can be locked
  - WP# for block lock-down
- Security
  - 2112-bit user programmable OTP cells
  - 64-bit unique device number
- Common Flash interface
- 100,000 PROGRAM/ERASE cycles per block
- Electronic signature
  - Manufacturer code: 20h
  - 256Mb Flash code: 880Eh (bottom boot)

Figure 1: MCP Block Diagram



#### **PSRAM-Specific Features**

- Synchronous/asynchronous read
  - Synchronous burst read mode: 83 MHz
  - Random access times: 70ns
  - Asynchronous page read mode: 20ns
- Partial-array self refresh (PAR)
- Deep power-down (DPD) mode
- Automatic temperature-compensated self-refresh (TCR)

Notes:


- 1. Contact factory for availability of version.
- 2. For physical part markings, see Part Numbering Information (page 2).

#### 88-Ball MCP: 256Mb Parallel NOR and 64Mb PSRAM Features

### **Part Numbering Information**

Micron NOR MCP devices are available in different configurations and densities. The NOR MCP part numbering system is available at www.micron.com/numbering.

**Figure 2: Part Number Chart** 



### **Device Marking**

Due to the size of the package, the Micron-standard part number is not printed on the top of the device. Instead, an abbreviated device mark consisting of a 5-digit alphanumeric code is used. The abbreviated device marks are cross-referenced to the Micron part numbers at the FBGA Part Marking Decoder site: www.micron.com/decoder. To view the location of the abbreviated mark on the device, refer to customer service note CSN-11, "Product Mark/Label," at www.micron.com/csn.



# 88-Ball MCP: 256Mb Parallel NOR and 64Mb PSRAM MCP General Description

### **MCP General Description**

Micron MCP products combine NOR Flash and PSRAM devices in a single MCP.

Operational characteristics for the NOR Flash and PSRAM devices are found in the standard data sheets for each of the discrete devices.

Recommended operating conditions do not allow more than one device to be active at a time. A common example of this scenario is running simultaneous READ operations on the NOR device and on the PSRAM device. Doing this results in data bus contention. To prevent this, one device must be High-Z when reading the selected device.

NOR Flash device is the with M58LR256KB. For device specifications and complete Micron NOR Flash features documentation, contact your local Micron sales office.

PSRAM device is the W966D6H. For device specifications and complete PSRAM features documentation, contact your local Micron sales office.



## **Ball Assignments and Descriptions**

Figure 3: 88-Ball TFBGA (NOR x16; PSRAM x16) Ball Assignments

_	1	2	3	4	5	6	7	8				
Α	DNU	DNU					DNU					
В	O A4	A18	○ A19	$\bigcup_{V_{SS}}$	$V_{DDF}$	O NC	A21	O A11				
С		LB#	A23	$\bigvee_{V_{SS}}^{33}$	NC NC	CLK	O A22	O A12				
D	<u>А</u> 3	O A17	O NC	V <sub>PP</sub>	WE#	CE#	<b>○</b> A9	O A13				
Ε	O A2	A7	O NC	WP#	O ADV#	O A20		O A15				
F	O A1	<b>○</b> A6	UB#	RP#	WE#	A8	O A14	O A16				
G	O A0	O DQ8	O DQ2	O DQ10	O DQ5	DQ13	WAIT	NC				
Н	OE#	DQ0	DQ1	DQ3	DQ12	DQ14	DQ7	NC .				
J	NC	OE#	DQ9	DQ11	DQ4	DQ6	DQ15	$V_{DDQF}$				
K	CE#	DNU	DNU	NC	$V_{DDP}$	NC	V <sub>DDQF</sub>	CRE				
L	$V_{SS}$	$V_{SS}$	V <sub>DDQF</sub>	$V_{DDF}$	$\bigvee_{V_{SS}}$	$\bigvee_{V_{SS}}$	$\bigvee_{V_{SS}}$	$\bigvee_{V_{SS}}$				
M	DNU	DNU					DNU	DNU				
	Flash PSRAM											

Notes: 1. A23 is valid for 256Mb and above; otherwise, it is RFU.

2. A22 is valid for 128Mb and above; otherwise, it is RFU.

3. A21 is valid for 64Mb and above; otherwise, it is RFU.



# 88-Ball MCP: 256Mb Parallel NOR and 64Mb PSRAM Ball Assignments and Descriptions

**Table 1: x16 NOR Ball Descriptions** 

Symbol	Alternate Symbol	Туре	Description
CE#	E#	Input	Chip enable: Activates the memory control logics, input buffers, decoders, and sense amplifiers. When CE# is LOW and RESET is HIGH, the device is in active mode. When HIGH, the NOR device is deselected, the outputs are High-Z, and the power consumption is reduced to the standby level.
OE#	G#	Input	Output enable: Controls data outputs during NOR bus READ operations.
WE#	W#	Input	Write enable: Controls the bus WRITE operation of the NOR command interface. The data and address inputs are latched on the rising edge of CE# or WE#, whichever occurs first.
WP#	WP#	Input	Write protect: Provides additional hardware protection for each block. When WP# is LOW, lock-down is enabled and the protection status of the locked-down blocks cannot be changed. When WP# is HIGH, lock-down is disabled and the locked-down blocks can be locked or unlocked.
RP#	RP#	Input	Reset: Provides a hardware reset of the memory. When RP# is LOW, the device is in reset mode; the outputs are High-Z and the current consumption is reduced to <sub>IDD2</sub> . After RP#, all blocks are in the locked state and the configuration register is reset. When RP# is HIGH, the device is in normal operation. Upon exiting reset mode, the device enters asynchronous read mode, but a negative transition of CE# or L# is required to ensure valid data outputs.
V <sub>PP</sub>		Supply	Both a NOR control input and power supply pin. The two functions are selected by the voltage range applied to the pin. When $V_{PP} = 0V - V_{DDQF}$ , it functions as a control input. In this case, a voltage lower than $V_{PPLKF}$ provides absolute protection against program or erase, while $V_{PP} > V_{PP1F}$ enables these functions. $V_{PP}$ is only sampled at the beginning of a program or erase; a change in its value after the operation has started does not have any effect, and PROGRAM or ERASE operations continue. When $V_{PP}$ is in the range of $V_{PPH}$ , it acts as a power supply pin. In this condition, $V_{PP}$ must be stable until the program/erase algorithm is completed.
V <sub>DDF</sub>		Supply	Flash core power supply
$V_{DDQF}$		Supply	Flash I/O power supply

# 88-Ball MCP: 256Mb Parallel NOR and 64Mb PSRAM Ball Assignments and Descriptions

### **Table 2: x16 PSRAM Ball Descriptions**

Symbol	Alternate Symbol	Туре	Description
CE#	E#	Input	Chip enable: When LOW, CE# activates the memory state machine, laddress buffers and decoders, enabling READ and WRITE operations. When HIGH, all other pins are ignored and the device is automatically put in low-power standby mode.
OE#	G#	Input	Output enable: Provides high-speed, tri-state control, enabling fast READ and WRITE cycles to be achieved with the common I/O data bus.
WE#	W#	Input	Write enable: Controls the bus WRITE operation.
CRE	CR	Input	Configuration register enable: When HIGH, bus READ or WRITE operations access either the value of the refresh configuration register or the bus configuration register, according to the value of A19.
UB#		Input	Upper byte enable: Gates the data on the upper byte data I/Os (DQ[15:8]) to or from the upper part of the selected address during a WRITE or READ operation.
LB#		Input	Lower byte enable: Gates the data on the lower byte data I/Os (DQ[7:0]) to or from the lower part of the selected address during a WRITE or READ operation.
$V_{DDP}$		Supply	PSRAM power supply.

#### **Table 3: NOR/PSRAM Shared Ball Descriptions**

Symbol	Туре	Description
A[MAX:0]	Input	Address: Select the cells in the memory array to access during bus READ operations. During bus WRITE operations they control the commands sent to the command interface of NOR memory program/erase controller, and they select the cells to access in the PSRAM.
DQ[15:0]	Input/ Output	Data inputs/outputs: The bidirectional I/Os output the data stored at the selected address during a NOR bus READ operation or inputs a command or the data to be programmed during a bus WRITE operation.  The upper byte data inputs/outputs carry the data to or from the upper part of the selected address during a PSRAM WRITE or READ operation, when UB# is driven LOW. Likewise, the lower byte data I/Os carry the data to or from the lower part of the selected address during a WRITE or READ operation, when LB# is driven LOW.
CLK	Input	Clock
ADV#	Input	Latch enable input
WAIT	Output	WAIT data in burst mode
Symbol	Туре	Description
V <sub>SS</sub>	Supply	Shared ground.
Symbol	Туре	Description
NC	_	Not connected.
DNU	_	Do not use.

# 88-Ball MCP: 256Mb Parallel NOR and 64Mb PSRAM Electrical Specifications

### **Electrical Specifications**

Stresses greater than those listed may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**Table 4: Absolute Maximum Ratings** 

Parameters/Conditions	Symbol	Min	Max	Unit
Ambient operating temperature	T <sub>A</sub>	-40	85	°C
	T <sub>BIAS</sub>	-40	85	°C
Storage temperature range	T <sub>STG</sub>	<b>-</b> 55	125	°C
Input voltage	V <sub>IN</sub>	-0.2	2.45	V
PSRAM core & I/O supply voltage	$V_{\mathrm{DDP}}$	-0.2	2.45	V
Flash core supply voltage	$V_{DDF}$	-0.2	2.45	V
Flash I/O supply voltage	$V_{DDQF}$	-0.2	2.45	V
Flash V <sub>PP</sub> program voltage	V <sub>PP</sub>	-0.2	10	V
Output short circuit current	Io	_	100	mA
Time for V <sub>PP</sub> at V <sub>PPH</sub>	<sup>t</sup> VPPH	_	100	hours

**Table 5: Recommended Operating Conditions** 

Parameters	Symbol	Min	Max	Unit
PSRAM core & I/O supply voltage	V <sub>DDP</sub>	1.70	1.95	V
Flash core supply voltage	V <sub>DDF</sub>	1.70	1.95	V
Flash I/O supply voltage	$V_{DDQF}$	1.70	1.95	V
Flash V <sub>PP</sub> supply voltage (application environment)	V <sub>PP</sub>	-0.4	V <sub>DDQF</sub> + 0.4	V
Flash V <sub>PP</sub> supply voltage (factory environment)	V <sub>PP</sub>	8.5	9.5	V
Operating temperature range	_	-40	+85	°C

#### 88-Ball MCP: 256Mb Parallel NOR and 64Mb PSRAM **Electrical Specifications**

#### **Table 6: Operating Modes - Standard Asynchronous Operation**

X = "Don't Care"


	Flash				PSRAM						Shared			
Operation	RP#	CE#	OE#	WE#	CE#	OE#	WE#	CRE	UB#	LB#	ADV#	CLK <sup>1</sup>	ADQ[15:0]	WAIT <sup>2</sup>
Flash	•	•			•	•			•	•				
READ	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IH</sub>	Х	Х	Х	Х	Х	V <sub>IH</sub>	V <sub>IL</sub>	Address in/ data out	Low-Z
WRITE	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IH</sub>	Х	Х	Х	Х	Х	V <sub>IH</sub>	V <sub>IL</sub>	Address in/ data in	Low-Z
ADDRESS LATCH	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IH</sub>	Х	V <sub>IH</sub>	Х	Х	Х	Х	Х	V <sub>IL</sub>	V <sub>IL</sub>	Data out or High-Z <sup>3</sup>	Low-Z
OUTPUT DISABLE	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IH</sub>	V <sub>IH</sub>	Х	Х	Х	Х	Х	V <sub>IH</sub>	V <sub>IL</sub>	High-Z	Low-Z
STANDBY	V <sub>IH</sub>	V <sub>IH</sub>	Х	Х		Any PS	RAM n	node allowed		Х	V <sub>IL</sub>	High-Z	High-Z	
RESET	V <sub>IL</sub>	Х	Х	Х							Х	V <sub>IL</sub>	High-Z	High-Z
PSRAM	•													
READ	Х	V <sub>IH</sub>	Х	Х	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V	V <sub>IL</sub>	Address in/ data out	Low-Z
WRITE	Х	V <sub>IH</sub>	Х	Х	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IL</sub>	ackslash	V <sub>IL</sub>	Address in/ data in	High-Z
READ CONFIGURATION REGISTER (CRE controlled)	Х	V <sub>IH</sub>	Х	Х	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IL</sub>	\_/	V <sub>IL</sub>	Address in/ BCR, RCR, or DIDR content	Low-Z
SET CONFIGURATION REGISTER (CRE controlled) <sup>4</sup>	Х	V <sub>IH</sub>	Х	Х	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IH</sub>	Х	x	V	V <sub>IL</sub>	BCR/RCR data	Low-Z
OUTPUT DISABLE (No operation)	Х	V <sub>IH</sub>	Х	Х	V <sub>IL</sub>	V <sub>IH</sub>	Х	V <sub>IL</sub>	Х	Х	Х	Х	High-Z	Low-Z
DEEP POWER DOWN <sup>5</sup>	,			V <sub>IH</sub>	Х	Х	Х	Х	Х	Х	V <sub>IL</sub>	High-Z	High-Z	
STANDBY	1				V <sub>IH</sub>	Х	Х	Х	Х	Х	Χ	V <sub>IL</sub>	High-Z	High-Z

- Notes: 1. CLK must remain LOW when the PSRAM device is operating in asynchronous mode.
  - 2. For the Flash device, WAIT polarity is configured using the SET CONFIGURATION REGIS-TER command.
  - 3. See the NOR data sheet for more information.
  - 4. BCR and RCR only.
  - 5. The device enters deep power-down mode by driving the CE# from LOW to HIGH, with bit 4 of the RCR set to 0. The device remains in deep power-down mode until CE# goes LOW again and is held LOW for <sup>t</sup>DPDX.



# **Device Diagrams**


Figure 4: 88-Ball Functional Block Diagram (NOR with PSRAM)






### **Package Dimensions**

Figure 5: 88-Ball TFBGA (Package Code: ZQ)





Note: 1. All dimensions are in millimeters.



# 88-Ball MCP: 256Mb Parallel NOR and 64Mb PSRAM Revision History

### **Revision History**

Rev. C - 11/14

• Production

Rev. B - 09/14

· Corrected part number

Rev. A - 08/14

· Initial release

8000 S. Federal Way, P.O. Box 6, Boise, ID 83707-0006, Tel: 208-368-4000 www.micron.com/products/support Sales inquiries: 800-932-4992 Micron and the Micron logo are trademarks of Micron Technology, Inc. All other trademarks are the property of their respective owners.

This data sheet contains minimum and maximum limits specified over the power supply and temperature range set forth herein. Although considered final, these specifications are subject to change, as further product development and data characterization sometimes occur.