DRAM

1 MEG x 1 DRAM

LOW POWER, FAST PAGE MODE

FEATURES

- Industry standard x1 pinout, timing, functions and packages
- High performance, CMOS silicon gate process
- Single +5V±10% power supply
- Low power, 1.0mW standby; 150mW active, typical
- All inputs, outputs and clocks are fully TTL and CMOS compatible
- 512-cycle refresh in 64ms
- Refresh modes: RAS-ONLY, CAS-BEFORE-RAS, and HIDDEN
- Optional FAST PAGE MODE access cycle
- Low CMOS STANDBY CURRENT, 200μA maximum

OPTIONS	MARKING	
 Timing 70ns access 80ns access 100ns access 	- 7 - 8 -10	
 Packages Plastic DIP (300mil) Ceramic DIP (300mil) Plastic ZIP (350mil) Plastic SOJ (300mil) Plastic TSOP (***) 	None C Z DJ VG	DataSheet
 Operating Temperature, TA Commercial (0°C to +70°C) Industrial (-40°C to +85°C) 	None IT	

GENERAL DESCRIPTION

The MT4C1027 is a randomly accessed solid-state memory containing 1,048,576 bits organized in a x1 configuration. During READ or WRITE cycles, each bit is uniquely addressed through the 20 address bits, which are entered 10 bits (A0-A9) at a time. RAS is used to latch the first 10 bits and CAS the latter 10 bits. A READ or WRITE cycle is selected with the $\overline{\text{WE}}$ input. A logic HIGH on $\overline{\text{WE}}$ dictates READ mode while a logic LOW on WE dictates WRITE mode. During a WRITE cycle, data in (D) is latched by the falling edge of WE or CAS, whichever occurs last. If WE goes LOW prior to CAS going LOW, the output pin, data out (Q), remains open (High-Z) until the next CAS cycle. If WE goes LOW after data reaches the output pin, Q is activated and retains the selected cell data as long as CAS remains LOW (regardless of WE or RAS). This late WE pulse results in a READ-WRITE cycle.

PIN ASSIGN	MENT (Top View)
18-Pin DIP (A-3, B-2)	20-Pin ZIP (C-2)
DU1. 18 Vss WE 2 17 Q RAS 3 16 CAS "TF 4 15 A9" A0 5 14 A8 A1 6 13 A7 A2 7 12 A6 A3 8 11 DA5 Vcc 9 10 DA4 20	A9° 1 2 CAS Q 3 5 4 Vss D 5 6 WE RAS 7 5 8 TF** NC 9 5 10 NC A0 11 5 12 A1 A2 13 5 14 A3 Vcc 15 5 6 A4 A5 17 5 18 A6 A7 19 5 18 A6 A7 19 5 20 A8
0 0 WE 0 S 25.03 P 47** J 604 J 604	3 24 D CAS 4 23 D NC
.com A0 C A1 C .com A2 C Voo C	10 17 DA7 11 16 DA8 12 15 DA5 DataS
*Address not used for RAS-Of **TF = Test Function, Vin mus	NLY refresh t not exceed Vcc+1V for normal operation

FAST PAGE MODE operations allow faster data operations (READ, WRITE or READ-MODIFY-WRITE) within a row address (A0-A9) defined page boundary. The FAST PAGE MODE cycle is always initiated with a row address strobed-in by RAS followed by a column address strobed-in by CAS. CAS may be toggled by holding RAS LOW and strobing-in different column addresses, thus executing faster memory cycles. Returning RAS HIGH terminates the FAST PAGE MODE operation.

**Consult factory on availability of TSOP packages

Returning RAS and CAS HIGH terminates a memory cycle and decreases chip current to a reduced standby level. Also, the chip is preconditioned for the next cycle during the RAS high time. Memory cell data is retained in its correct state by maintaining power and executing any RAS cycle (READ, WRITE, RAS-ONLY, CAS-BEFORE-RAS, or HID-DEN REFRESH) so that all 512 combinations of RAS addresses (A0-A8) are executed at least every 64ms, regardless of sequence. The CAS-BEFORE-RAS refresh will increment the refresh counter for automatic RAS addressing.


Micron Technology, Inc., reserves the right to change products or specifications without notice.

MT4C1027 REV. 1/01 1-43

•



FUNCTIONAL BLOCK DIAGRAMLOW POWER, FAST PAGE MODE



*NOTE: WE LOW prior to CAS LOW, EW detection CKT output is a HIGH (EARLY WRITE) CAS LOW prior to WE LOW, EW detection CKT output is a LOW (LATE WRITE)

TRUTH TABLE

DataSheet4U.com

DataShe

					Add	ress	DA	TA
Function		RAS	CAS	WE	^t R	¹C	D (Data In)	Q (Data Out)
Standby		Н	Х	Х	X	Х	Don't Care	High-Z
READ		L	L	Н	ROW	COL	Don't Care	Data Out
EARLY-WRITE	· ···	L	L	L	ROW	COL	Data In	High-Z
READ-WRITE		L	L	H→L	ROW	COL	Valid Data In	Valid Data Out
FAST-PAGE-MODE	1st Cycle	L.	H→L	Н	ROW	COL	Don't Care	Valid Data Out
READ	2nd Cycle	Ļ	H→L	Н	n/a	COL	Don't Care	Valid Data Out
FAST-PAGE-MODE	1st Cycle	L	H→L	L	ROW	COL	Valid Data In	High-Z
EARLY-WRITE	2nd Cycle	L	H→L	L	n/a	COL	Valid Data In	High-Z
FAST-PAGE-MODE	1st Cycle	L	H→L	H→L	ROW	COL	Valid Data In	Valid Data Out
READ-WRITE	2nd Cycle	L,	H→L	H→L	n/a	COL	Valid Data In	Valid Data Out
RAS-ONLY REFRES	3H	L	H ·	X	ROW	n/a	Don't Care	High-Z
HIDDEN	READ	L→H→L	L	Н	ROW	COL	Don't Care	Valid Data Out
REFRESH	WRITE	L→H→L	Ļ	L	ROW	COL	Valid Data In	High-Z
CAS-BEFORE-RAS REFRESH		H→L	L	Х	Х	х	Don't Care	High-Z

ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc supply relative to Vss-1.0V to +7.0V Storage Temperature (Ceramic)-55°C to +150°C Storage Temperature (Plastic)-55°C to +150°C Power Dissipation600mW Soldering Temperature (soldering 10 sec)260°C Short Circuit Output Current50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(Notes: 1, 3, 4, 6, 7) ($Vcc = 5.0V \pm 10\%$)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	Vcc	4.5	5.5	V	1
Input High (Logic 1) Voltage, All Inputs	ViH	2.4	Vcc+1	٧	1
Input Low (Logic 0) Voltage, All Inputs	, VIL	-2.0	0.8	٧	1, 25
INPUT LEAKAGE CURRENT any input (0V ≤ Vin ≤ 6.5V, all other pins not under test = 0V)	lr	-2	2	μΑ	
OUTPUT LEAKAGE CURRENT (Q is disabled, 0V ≤ Vouт ≤ 5.5V)	loz	-10	10	μΑ	
OUTPUT LEVELS	Vон	2.4		٧	
Output High Voltage (lour = -5mA) Output Low Voltage (lour = 4.2mA)	Vol		0.4	٧	<u> </u>

com	DataSheet4U.com			MAX		Datas		
PARAMETER/CONDITION		SYMBOL	-7	-8	-10	UNITS	NOTES	
STANDBY CURRENT: (TTL) (RAS = CAS = VIH)		lcc1	2	2	2	mA		
STANDBY CURRENT: (CMOS) (RAS = CAS = Vcc -0.2V)		lcc2	1	1	1	mA.	24	
OPERATING CURRENT: Random READ/V Average power supply current (RAS, CAS, Single Address Cycling: ^t RC =		lccs	75	65	60	mA	3, 4	
OPERATING CURRENT: FAST PAGE MO Average power supply current (RAS = VIL; CAS, Address Cycling: ¹ PC = ¹ F		lcc4	55	45	40	mA	3, 4	
REFRESH CURRENT: RAS-ONLY Average power supply current (RAS Cycling; CAS=VIH: ^t RC = ^t RC (MIN))		lcc5	200	200	200	μΑ	3	
REFRESH CURRENT: CAS-BEFORE-RAS Average power supply current (RAS, CAS, Address Cycling: ^t RC = ^t RC (M		icce	75	65	60	mA	3, 5	
BATTERY BACKUP REFRESH CURRENT Average power supply current during batter CAS = 0.2V or CAS-BEFORE-RAS cycling 1µs; WE, A0-A9 and D in = Vcc -0.2V or 0.2 OPEN), [†] RC = 125µs (512 rows at 125µs =	ry backup refresh: ; RAS = ^t RAS (MIN) of 2V (D in may be left	lcc7	200	200	200	μА	5	

www.DataSheet4U.com

CAPACITANCE

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance: A0-A9, D	Ci1	·	5	pF	2
Input Capacitance: RAS, CAS, WE	Ci2		7	pF	2
Output Capacitance: Q	Co		7	pF	2

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 6, 7, 8, 9, 10, 11, 12, 13) ($Vcc = 5.0V \pm 10\%$)

A.C. CHARACTERISTICS	-7 -8		-8	-					
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Random READ or WRITE cycle time	¹RC	130		150		180	1	ns	
READ-WRITE cycle time	^t RWC	155		175		205		ns	
FAST-PAGE-MODE READ	¹PC	40		45		55		ns	
or WRITE cycle time			ŀ	i ·			1		
FAST-PAGE-MODE READ-WRITE	1PRWC	65		70		85		ns	···-
cycle time									
Access time from RAS	¹RAC		70		80		100	ns	14
Access time from CAS	¹CAC		20		20	- · <u>·</u> · · · · · · · · · · · · · · · · ·	25	ns	15
Access time from column address	†AA		35		40		50	ns	
Access time from CAS precharge	¹ CPA		40		45		50	ns	
RAS pulse width	^t RAS	70	100,000	80	100,000	100	100,000	ns	
RAS pulse width (FAST PAGE MODE)	TRASP	70	100,000	80	100,000	100	100,000	ns	
RAS hold time	^t RSH	20	ataSheet4l	LCO20		25		ns	DataS
RAS precharge time	tRP	50		60		70		ns	
CAS pulse width	CAS	20	100,000	20	100,000	25	100,000	ns	1
CAS hold time	^t CSH	70		80		100	T	ns	*
CAS precharge time	¹ CPN	10		10		15		ns	16
CAS precharge time (FAST PAGE MODE)	^t CP	10		10		10		ns	
RAS to CAS delay time	'RCD	20	50	20	60	25	75	ns	17
CAS to RAS precharge time	^t CRP	5		5		5		ns	
Row address setup time	^t ASR	0		0		0		пѕ	
Row address hold time	'RAH	10		10		15		ns	
RAS to column-	¹RAD	15	35	15	40	20	50	กร	18
address delay time							ļ		
Column address setup time	†ASC	0		0		0		ns	
Column address hold time	CAH	15		15		20		ns	
Column address hold time	'AR	55		60		70		กร	
(referenced to RAS)		_					i		
Column address to	[†] RAL	35		40		50		ns	
RAS lead time]]						1		
Read command setup time	'RCS	0		0		0		ns	
Read command hold time	'RCH	0		0		0		ns	19
(referenced to CAS)									
Read command hold time	'RRH	0		0	1.	0		ns	19
(referenced to RAS)									
CAS to output in Low-Z	CLZ	0		0	 	0		ns	
Output buffer turn-off delay	OFF	0 ·	20	0	20	0	20	ns	20
WE command setup time	twcs	0		0	1	0		ns	21

www.DataSheet4U.com





ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS (Notes: 6, 7, 8, 9, 10, 11, 12, 13) (Vcc = $5.0V \pm 10\%$)

A.C. CHARACTERISTICS		-7		-8		-10			<u> </u>
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Write command hold time	†WCH	15		15		20	<u> </u>	ns	
Write command hold time (referenced to RAS)	†WCR	55		60		75		ns	
Write command pulse width	tWP	15		15		20		ns	
Write command to RAS lead time	†RWL	20		20	ļ	25	<u> </u>	ns	
Write command to CAS lead time	^t CWL	20		20	<u> </u>	25	ļ	ns	
Data-in setup time	t _{DS}	0		0	<u></u>	0	<u> </u>	ns	22
Data-in hold time	'DH	15		15	<u> </u>	20	<u> </u>	ns	22
Data-in hold time (referenced to RAS)	*DHR	55		60		75		ns	
RAS to WE delay time	¹RWD	70		80		100		ns	21
Column address to WE delay time	tAWD	35		40		50		ns	21
CAS to WE delay time	'CWD	20		20		25		ns	21
Transition time (rise or fall)	प	3	50	3	50	3	50_	ns	9, 10
Refresh period (512-cycles)	¹REF		64		64		64	ms	<u> </u>
RAS to CAS precharge time	tRPC	0		0		0		ns	<u> </u>
CAS setup time (CAS-BEFORE-RAS refresh)	tCSR	10		10		10		ns	5
CAS hold time (CAS-BEFORE-RAS refresh)	^t CHR	15		15		15		ns	5

et4U.com

NOTES

- 1. All voltages referenced to Vss.
- 2. This parameter is sampled. Capacitance is calculated from the equation $C = I^{dt}/dv$ with dv = 3V and Vcc = 5V.
- 3. Icc is dependent on cycle rates.
- Icc is dependent on output loading and cycle rates.
 Specified values are obtained with minimum cycle time and the output open.
- 5. Enables on-chip refresh and address counters.
- 6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range is assured.
- 7. An initial pause of 100µs is required after power-up followed by any eight RAS cycles before proper device operation is assured. The eight RAS cycle wake-up should be repeated any time the 64ms refresh requirement is exceeded.
- 8. AC characteristics assume ${}^{t}T = 5ns$.
- VIH (MIN) and VIL (MAX) are reference levels for measuring timing of input signals. Transition times are measured between VIH and VIL (or between VIL and VIH).
- 10. In addition to meeting the transition rate specification, all input signals must transit between VIH and VII. (or between VII. and VIH) in a monotonic manner.
- 11. If $\overline{CAS} = V_{IH}$, data output is high impedance.
- 12. If CAS = Vπ, data output may contain data from the last valid READ cycle.
- 13. Measured with a load equivalent to 2 TTL gates and
- 14. Assumes that ^tRCD < ^tRCD (MAX). If ^tRCD is greater than the maximum recommended value shown in this table, ^tRAC will increase by the amount that ^tRCD exceeds the value shown.
- 15. Assumes that ${}^{t}RCD \ge {}^{t}RCD$ (MAX).
- 16. If CAS is LOW at the falling edge of RAS, Q will be maintained from the previous cycle. To initiate a new cycle and clear the data out buffer, CAS must be pulsed HIGH for tCPN.


- 17. Operation within the ^tRCD (MAX) limit ensures that ^tRAC (MAX) can be met. ^tRCD (MAX) is specified as a reference point only; if ^tRCD is greater than the specified ^tRCD (MAX) limit, then access time is controlled exclusively by ^tCAC.
- 18. Operation within the ^tRAD (MAX) limit ensures that ^tRCD (MAX) can be met. ^tRAD (MAX) is specified as a reference point only; if ^tRAD is greater than the specified ^tRAD (MAX) limit, then access time is controlled exclusively by ^tAA.
- 19. Either ^tRCH or ^tRRH must be satisfied for a READ cycle.
- 20. OFF (MAX) defines the time at which the output achieves the open circuit condition and is not referenced to Voh or Vol.
- 21. tWCS, tRWD, tAWD and tCWD are restrictive operating parameters in LATE-WRITE, and READ-MODIFY-WRITE cycles only. If tWCS ≥ tWCS (MIN), the cycle is an EARLY-WRITE cycle and the data output will remain an open circuit throughout the entire cycle. If tRWD ≥ tRWD (MIN), tAWD ≥ tAWD (MIN) and tCWD ≥ tCWD (MIN), the cycle is a READ-WRITE and the data output will contain data read from the selected cell. If neither of the above conditions are met, the cycle is a LATE-WRITE and the state of Q is indeterminate. (at access time and until CAS goes back to VIH)
- 22. These parameters are referenced to CAS leading edge in EARLY-WRITE cycles and WE leading edge in LATE-WRITE or READ-MODIFY-WRITE cycles.
- 23. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case, WE = LOW.
- 24. All other inputs equal Vcc -02V.
- 25. The device shall meet all functional requirements when a -2.0 signal is applied provided the signal is not more negative than -1.5V for a period of less than 20ns and the signal's total duration is 25ns or less; or a -0.3V signal of any duration is presented (DC).

www.DataSheet4U.com






READ CYCLE



EARLY-WRITE CYCLE

et4U.com


DataSheet4U.com




www.DataSheet4U.com

DataShe

READ-WRITE CYCLE (LATE-WRITE and READ-MODIFY-WRITE CYCLES)




FAST-PAGE-MODE READ CYCLE




nnn.b

et4U.com

FAST-PAGE-MODE EARLY-WRITE CYCLE



FAST-PAGE-MODE READ-WRITE CYCLE (LATE-WRITE and READ-MODIFY-WRITE CYCLES)




*IPC is for LATE-WRITE only.


www.DataSheet4U.com

et4U.com


\overline{RAS} -ONLY REFRESH CYCLE (ADDR = A_0 - A_8 ; A_9 and \overline{WE} = DON'T CARE)



CAS-BEFORE-RAS REFRESH CYCLE $(A_0 - A_9 \text{ and } \overline{WE} = \text{DON'T CARE})$



HIDDEN REFRESH CYCLE




DataSheet4U.com

www.DataSheet4U.com

et4U.com

HIDDEN REFRESH CYCLE (WE = LOW)



et4U.com