

DRAM

MT4LC2M8B1

For the latest data sheet revisions, please refer to the Micron Web site: www.micron.com/mti/msp/html/datasheet.html

FEATURES

- JEDEC- and industry-standard x8 pinouts, timing, functions and packages
- High-performance, low-power CMOS silicon-gate process
- Single +3.3V ±0.3V power supply
- All inputs, outputs and clocks are TTL-compatible
- Refresh modes: RAS#-ONLY, CAS#-BEFORE-RAS# (CBR) and HIDDEN
- Optional self refresh (S) for low-power data retention
- 2,048-cycle refresh (11 row, 10 column addresses)
- FAST-PAGE-MODE (FPM) access

OPTIONS

- Packages
 - Plastic 28-pin SOJ (300 mil)
 - Plastic 28-pin SOJ (400 mil)
 - Plastic 28-pin TSOP (300 mil)
- Timing
 - 60ns access
- Refresh Rates
 - Standard Refresh (32ms period)
 - Self Refresh (128ms period)

MARKING

DJ
DW
TG
-6
None
S*

NOTE: 1. The # symbol indicates signal is active LOW.

*Contact factory for availability

KEY TIMING PARAMETERS

SPEED	t _{RC}	t _{RAC}	t _{PC}	t _{AA}	t _{CAC}	t _{RP}
-6	110ns	60ns	35ns	30ns	15ns	40ns

2 MEG x 8 FPM DRAM PART NUMBERS


PART NUMBER	PACKAGE	REFRESH
MT4LC2M8B1DJ-6	SOJ	Standard
MT4LC2M8B1DJ-6 S	SOJ	Self
MT4LC2M8B1TG-6	TSOP	Standard
MT4LC2M8B1TG-6 S	TSOP	Self

GENERAL DESCRIPTION


The 2 Meg x 8 DRAM is a randomly accessed, solid-state memory containing 16,777,216 bits organized in a x8 configuration. Each byte is uniquely addressed through the 21 address bits during READ or WRITE

PIN ASSIGNMENT (Top View)


28-Pin SOJ



28-Pin SOJ



28-Pin TSOP



cycles. The address is entered first by RAS# latching 11 bits (A0-A10) and then CAS# latching 10 bits (A0-A9).

The CAS# control also determines whether the cycle will be a refresh cycle (RAS#-ONLY) or an active cycle (READ, WRITE or READ-WRITE) once RAS# goes LOW.

READ or WRITE cycles are selected by WE#. A logic HIGH on WE# dictates read mode, while a logic LOW on WE# dictates write mode. During a WRITE cycle, data-in (D) is latched by the falling edge of WE# or CAS#, whichever occurs last. Taking WE# LOW will initiate a WRITE cycle, selecting DQ0-DQ7. If WE# goes LOW prior to CAS#

GENERAL DESCRIPTION (continued)

going LOW, the output pin(s) remain open (High-Z) until the next CAS# cycle. If WE# goes LOW after CAS# goes LOW and data reaches the output pins, data-out (Q) is activated and retains the selected cell data as long as CAS# and OE# remain LOW (regardless of WE# or RAS#). This late WE# pulse results in a READ-WRITE cycle.

The eight data inputs and eight data outputs are routed through eight pins using common I/O, and pin direction is controlled by OE# and WE#.

The MT4LC2M8B1 must be refreshed periodically in order to retain stored data.

FAST PAGE MODE ACCESS

FAST-PAGE-MODE operations allow faster data operations (READ, WRITE or READ-MODIFY-WRITE) within a row-address-defined (A0-A10) page boundary. The FAST-PAGE-MODE cycle is always initiated with a row address strobed in by RAS# followed by a column address strobed in by CAS#. Additional columns may be accessed by providing valid column addresses, strobing CAS# and holding RAS# LOW, thus executing faster memory cycles. Returning RAS# HIGH terminates the FAST-PAGE-MODE operation.

Returning RAS# and CAS# HIGH terminates a memory cycle and decreases chip current to a reduced standby level. The chip is also preconditioned for the next cycle during the RAS# HIGH time. Memory cell data is retained in its correct state by maintaining power and executing any RAS# cycle (READ, WRITE) or RAS# REFRESH cycle (RAS#-ONLY, CBR, or HIDDEN) so that all 2,048 combinations of RAS# addresses (A0-A10) are executed at least every 32ms, regardless of sequence. The CBR REFRESH cycle will also invoke the refresh counter and controller for row-address control.

DRAM REFRESH

Preserve correct memory cell data by maintaining power and executing any RAS# cycle (READ, WRITE) or RAS# REFRESH cycle (RAS#-ONLY, CBR or HIDDEN) so that all 2,048 combinations of RAS# addresses are executed within t_{REF}^{MAX} , regardless of sequence. The CBR and SELF REFRESH cycles will invoke the internal refresh counter for automatic RAS# addressing.


An optional self refresh mode is also available on the "S" version. The self refresh feature is initiated by performing a CBR REFRESH cycle and holding RAS# LOW for the specified t_{RASS} . The "S" option allows the user the choice of a fully static, low-power data retention mode or a dynamic refresh mode at the extended refresh period of 128ms, or 62.5 μ s per row, if using a distributed CBR REFRESH. This refresh rate can be applied during normal operation, as well as during a standby or battery backup mode.

The self refresh mode is terminated by driving RAS# HIGH for a minimum time of t_{RPS} . This delay allows for the completion of any internal refresh cycles that may be in process at the time of the RAS# LOW-to-HIGH transition. If the DRAM controller uses a distributed refresh sequence, a burst refresh is not required upon exiting self refresh. However, if the DRAM controller utilizes a RAS#-ONLY or burst refresh sequence, all 2,048 rows must be refreshed within the average internal refresh rate prior to the resumption of normal operation.

STANDBY

Returning RAS# and CAS# HIGH terminates a memory cycle and decreases chip current to a reduced standby level. The chip is preconditioned for the next cycle during the RAS# HIGH time.

FUNCTIONAL BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS*

Voltage on V_{DD} Pin Relative to V_{SS} -1V to +4.6V
 Voltage on NC, Inputs or I/O Pins
 Relative to V_{SS} -1V to +4.6V
 Operating Temperature, T_A (ambient) 0°C to +70°C
 Storage Temperature (plastic) -55°C to +150°C
 Power Dissipation 1W

*Stresses greater than those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

DC ELECTRICAL CHARACTERISTICS AND OPERATING CONDITIONS

(Notes: 1, 5, 6) (V_{DD} = +3.3V ±0.3V)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
SUPPLY VOLTAGE	V _{DD}	3	3.6	V	
INPUT HIGH VOLTAGE: Valid Logic 1; All inputs, I/Os and any NC	V _{IH}	2	5.5	V	24
INPUT LOW VOLTAGE: Valid Logic 0; All inputs, I/Os and any NC	V _{IL}	-0.5	0.8	V	24
INPUT LEAKAGE CURRENT: Any input at V _{IN} (0V ≤ V _{IN} ≤ V _{DD} + 0.3V); All other pins not under test = 0V	I _I	-2	2	μA	
OUTPUT HIGH VOLTAGE: I _{OUT} = -2mA	V _{OH}	2.4	–	V	
OUTPUT LOW VOLTAGE: I _{OUT} = 2mA	V _{OL}	–	0.4	V	
OUTPUT LEAKAGE CURRENT: Any output at V _{OUT} (0V ≤ V _{OUT} ≤ V _{DD} + 0.3V); DQ is disabled and in High-Z state	I _{OZ}	-5	5	μA	

I_{CC} OPERATING CONDITIONS AND MAXIMUM LIMITS

(Notes: 1, 2, 3, 5, 6) (V_{DD} = +3.3V ±0.3V)

PARAMETER/CONDITION	SYMBOL	SPEED	MAX	UNITS	NOTES
STANDBY CURRENT: TTL (RAS# = CAS# = V _{IH})	I _{CC1}	-6	1	mA	
STANDBY CURRENT: CMOS (non-"S" version only) (RAS# = CAS# = other inputs = V _{DD} - 0.2V)	I _{CC2}	-6	1	mA	
STANDBY CURRENT: CMOS ("S" version only) (RAS# = CAS# = other inputs = V _{DD} - 0.2V)	I _{CC2}	-6	150	μA	
OPERATING CURRENT: Random READ/WRITE Average power supply current (RAS#, CAS#, address cycling: ^t RC = ^t RC [MIN])	I _{CC3}	-6	100	mA	22
OPERATING CURRENT: FAST PAGE MODE Average power supply current (RAS# = V _{IL} , CAS#, address cycling: ^t PC = ^t PC [MIN])	I _{CC4}	-6	80	mA	22
REFRESH CURRENT: RAS#-ONLY Average power supply current (RAS# cycling, CAS# = V _{IH} : ^t RC = ^t RC [MIN])	I _{CC5}	-6	100	mA	
REFRESH CURRENT: CBR Average power supply current (RAS#, CAS#, address cycling: ^t RC = ^t RC [MIN])	I _{CC6}	-6	100	mA	4, 7
REFRESH CURRENT: Extended ("S" version only) Average power supply current: CAS# = 0.2V or CBR cycling; RAS# = ^t RAS (MIN); WE# = V _{DD} - 0.2V; A0-A11, OE# and D _{IN} = V _{DD} - 0.2V or 0.2V (D _{IN} may be left open); ^t RC = 31.25μs	I _{CC7}	-6	300	μA	4, 7
REFRESH CURRENT: Self ("S" version only) Average power supply current: CBR with RAS# ≥ ^t RASS (MIN) and CAS# held LOW; WE# = V _{DD} - 0.2V; A0-A11, OE# and D _{IN} = V _{DD} - 0.2V or 0.2V (D _{IN} may be left open)	I _{CC8}	-6	300	μA	4, 7

CAPACITANCE

PARAMETER	SYMBOL	MAX	UNITS	NOTES
Input Capacitance: Addresses	C _{I1}	5	pF	2
Input Capacitance: RAS#, CAS#, WE#, OE#	C _{I2}	7	pF	2
Input/Output Capacitance: DQ	C _{I0}	7	pF	2

AC ELECTRICAL CHARACTERISTICS

(Notes: 5, 6, 7, 8, 9, 10, 11, 12) (V_{DD} = +3.3V ±0.3V)

AC CHARACTERISTICS PARAMETER	SYMBOL	-6		UNITS	NOTES
		MIN	MAX		
Access time from column address	^t AA		30	ns	
Column-address hold time (referenced to RAS#)	^t AR	45		ns	
Column-address setup time	^t ASC	0		ns	
Row-address setup time	^t ASR	0		ns	
Column address to WE# delay time	^t AWD	55		ns	18
Access time from CAS#	^t CAC		15	ns	
Column-address hold time	^t CAH	10		ns	
CAS# pulse width	^t CAS	15	10,000	ns	
CAS# LOW to "Don't Care" during Self Refresh	^t CHD	15		ns	
CAS# hold time (CBR Refresh)	^t CHR	10		ns	4
CAS# to output in Low-Z	^t CLZ	3		ns	23
CAS# precharge time	^t CP	10		ns	13
Access time from CAS# precharge	^t CPA		35	ns	
CAS# to RAS# precharge time	^t CRP	5		ns	
CAS# hold time	^t CSH	60		ns	
CAS# setup time (CBR Refresh)	^t CSR	5		ns	4
CAS# to WE# delay time	^t CWD	40		ns	18
WRITE command to CAS# lead time	^t CWL	15		ns	
Data-in hold time	^t DH	10		ns	19
Data-in setup time	^t DS	0		ns	19
Output disable	^t OD	3	15	ns	23
Output enable	^t OE		15	ns	20
OE# hold time from WE# during READ-MODIFY-WRITE cycle	^t OEH	15		ns	
Output buffer turn-off delay	^t OFF	3	15	ns	17, 23
OE# setup prior to RAS# during HIDDEN REFRESH cycle	^t ORD	0		ns	
FAST-PAGE-MODE READ or WRITE cycle time	^t PC	35		ns	
FAST-PAGE-MODE READ-WRITE cycle time	^t PRWC	85		ns	
Access time from RAS#	^t RAC		60	ns	
RAS# to column-address delay time	^t RAD	15		ns	15
Row-address hold time	^t RAH	10		ns	
RAS# pulse width	^t RAS	60	10,000	ns	
RAS# pulse width (FAST PAGE MODE)	^t RASP	60	125,000	ns	
RAS# pulse width during Self Refresh	^t RASS	100		μs	
Random READ or WRITE cycle time	^t RC	110		ns	

AC ELECTRICAL CHARACTERISTICS


(Notes: 5, 6, 7, 8, 9, 10, 11, 12) ($V_{DD} = +3.3V \pm 0.3V$)

AC CHARACTERISTICS		-6			
PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
RAS# to CAS# delay time	t_{RCD}	20		ns	14
READ command hold time (referenced to CAS#)	t_{RCH}	0		ns	16
READ command setup time	t_{RCS}	0		ns	
Refresh period (2,048 cycles)	t_{REF}		32	ms	
Refresh period (2,048 cycles) "S" version	t_{REF}		128	ms	
RAS# precharge time	t_{RP}	40		ns	
RAS# to CAS# precharge time	t_{RPC}	0		ns	
RAS# precharge time exiting Self Refresh	t_{RPS}	110		ns	
READ command hold time (referenced to RAS#)	t_{RRH}	0		ns	16
RAS# hold time	t_{RSH}	15		ns	
READ-WRITE cycle time	t_{RWC}	155		ns	
RAS# to WE# delay time	t_{RWD}	85		ns	18
WRITE command to RAS# lead time	t_{RWL}	15		ns	
Transition time (rise or fall)	t_T	2	50	ns	
WRITE command hold time	t_{WCH}	10		ns	
WRITE command hold time (referenced to RAS#)	t_{WCR}	45		ns	
WE# command setup time	t_{WCS}	0		ns	18
WRITE command pulse width	t_{WP}	10		ns	
WE# hold time (CBR Refresh)	t_{WRH}	10		ns	
WE# setup time (CBR Refresh)	t_{WRP}	10		ns	

NOTES

1. All voltages referenced to V_{SS} .
2. This parameter is sampled. $V_{DD} = +3.3V$; $f = 1\text{ MHz}$.
3. I_{CC} is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the outputs open.
4. Enables on-chip refresh and address counters.
5. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range is ensured.
6. An initial pause of $100\mu s$ is required after power-up, followed by eight RAS# refresh cycles (RAS# ONLY or CBR with WE# HIGH), before proper device operation is ensured. The eight RAS# cycle wake-ups should be repeated any time the t_{REF} refresh requirement is exceeded.
7. AC characteristics assume $t_T = 5ns$.
8. V_{IH} (MIN) and V_{IL} (MAX) are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}).
9. In addition to meeting the transition rate specification, all input signals must transit between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
10. If CAS# = V_{IH} , data output is High-Z.
11. If CAS# = V_{IL} , data output may contain data from the last valid READ cycle.
12. Measured with a load equivalent to two TTL gates, $100pF$ and $V_{OL} = 0.8V$ and $V_{OH} = 2V$.
13. If CAS# is LOW at the falling edge of RAS#, Q will be maintained from the previous cycle. To initiate a new cycle and clear the data-out buffer, CAS# must be pulsed HIGH for t_{CP} .
14. The t_{RCD} (MAX) limit is no longer specified. t_{RCD} (MAX) was specified as a reference point only. If t_{RCD} was greater than the specified t_{RCD} (MAX) limit, then access time was controlled exclusively by t_{CAC} (t_{RAC} [MIN] no longer applied). With or without the t_{RCD} limit, t_{AA} and t_{CAC} must always be met.
15. The t_{RAD} (MAX) limit is no longer specified. t_{RAD} (MAX) was specified as a reference point only. If t_{RAD} was greater than the specified t_{RAD} (MAX) limit, then access time was controlled exclusively by t_{AA} (t_{RAC} and t_{CAC} no longer applied). With or without the t_{RAD} (MAX) limit, t_{AA} , t_{RAC} and t_{CAC} must always be met.
16. Either t_{RCH} or t_{RRH} must be satisfied for a READ cycle.
17. t_{OFF} (MAX) defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL} .
18. t_{WCS} , t_{RWD} , t_{AWD} and t_{CWD} are not restrictive operating parameters. t_{WCS} applies to EARLY WRITE cycles. t_{RWD} , t_{AWD} and t_{CWD} apply to READ-MODIFY-WRITE cycles. If $t_{WCS} \geq t_{WCS}$ (MIN), the cycle is an EARLY WRITE cycle and the data output will remain an open circuit throughout the entire cycle. If $t_{RWD} \geq t_{RWD}$ (MIN), $t_{AWD} \geq t_{AWD}$ (MIN) and $t_{CWD} \geq t_{CWD}$ (MIN), the cycle is a READ-MODIFY-WRITE and the data output will contain data read from the selected cell. If neither of the above conditions is met, the state of data-out is indeterminate. OE# held HIGH and WE# taken LOW after CAS# goes LOW result in a LATE WRITE (OE#-controlled) cycle. t_{WCS} , t_{RWD} , t_{CWD} and t_{AWD} are not applicable in a LATE WRITE cycle.
19. These parameters are referenced to CAS# leading edge in EARLY WRITE cycles and WE# leading edge in LATE WRITE or READ-MODIFY-WRITE cycles.
20. If OE# is tied permanently LOW, LATE WRITE or READ-MODIFY-WRITE operations are not permissible and should not be attempted.
21. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case, WE# = LOW and OE# = HIGH.
22. Column address changed once each cycle.
23. The $3ns$ minimum is guaranteed by design.
24. V_{IH} overshoot: V_{IH} (MAX) = $V_{DD} + 2V$ for a pulse width $\leq 10ns$, and the pulse width cannot be greater than one third of the cycle rate. V_{IL} undershoot: V_{IL} (MIN) = $-2V$ for a pulse width $\leq 10ns$, and the pulse width cannot be greater than one third of the cycle rate.

READ CYCLE




TIMING PARAMETERS

SYMBOL	-6		UNITS
	MIN	MAX	
t_{AA}		30	ns
t_{AR}	45		ns
t_{ASC}	0		ns
t_{ASR}	0		ns
t_{CAC}		15	ns
t_{CAH}	10		ns
t_{CAS}	15	10,000	ns
t_{CLZ}	3		ns
t_{CRP}	5		ns
t_{CSH}	60		ns
t_{OD}	3	15	ns
t_{OE}		15	ns

SYMBOL	-6		UNITS
	MIN	MAX	
t_{OFF}	3	15	ns
t_{RAC}		60	ns
t_{RAD}	15		ns
t_{RAH}	10		ns
t_{RAS}	60	10,000	ns
t_{RC}	110		ns
t_{RCD}	20		ns
t_{RCH}	0		ns
t_{RCS}	0		ns
t_{RP}	40		ns
t_{RRH}	0		ns
t_{RSH}	15		ns

EARLY WRITE CYCLE




DON'T CARE
 UNDEFINED

TIMING PARAMETERS

SYMBOL	-6		UNITS
	MIN	MAX	
tAR	45		ns
tASC	0		ns
tASR	0		ns
tCAH	10		ns
tCAS	15	10,000	ns
tCRP	5		ns
tCSH	60		ns
tCWL	15		ns
tDH	10		ns
tDS	0		ns
tRAD	15		ns

SYMBOL	-6		UNITS
	MIN	MAX	
tRAH	10		ns
tRAS	60	10,000	ns
tRC	110		ns
tRCD	20		ns
tRP	40		ns
tRSH	15		ns
tRWL	15		ns
tWCH	10		ns
tWCR	45		ns
tWCS	0		ns
tWP	10		ns

READ-WRITE CYCLE
(LATE WRITE and READ-MODIFY-WRITE cycles)




TIMING PARAMETERS

SYMBOL	-6		UNITS
	MIN	MAX	
t_{AA}		30	ns
t_{AR}	45		ns
t_{ASC}	0		ns
t_{ASR}	0		ns
t_{AWD}	55		ns
t_{CAC}		15	ns
t_{CAH}	10		ns
t_{CAS}	15	10,000	ns
t_{CLZ}	3		ns
t_{CRP}	5		ns
t_{CSH}	60		ns
t_{CWD}	40		ns
t_{CWL}	15		ns
t_{DH}	10		ns
t_{DS}	0		ns

SYMBOL	-6		UNITS
	MIN	MAX	
t_{OD}	3	15	ns
t_{OE}		15	ns
t_{OEH}	15		ns
t_{RAC}		60	ns
t_{RAD}	15		ns
t_{RAH}	10		ns
t_{RAS}	60	10,000	ns
t_{RCD}	20		ns
t_{RCS}	0		ns
t_{RP}	40		ns
t_{RSH}	15		ns
t_{RWC}	155		ns
t_{RWD}	85		ns
t_{RWL}	15		ns
t_{WP}	10		ns

**FAST-PAGE-MODE READ EARLY WRITE CYCLE
(Pseudo READ-MODIFY-WRITE)**



DON'T CARE
 UNDEFINED


TIMING PARAMETERS

SYMBOL	-6		UNITS
	MIN	MAX	
tAA		30	ns
tAR	45		ns
tASC	0		ns
tASR	0		ns
tCAC		15	ns
tCAH	10		ns
tCAS	15	10,000	ns
tCLZ	3		ns
tCP	10		ns
tCRP	5		ns
tCSH	60		ns
tCWL	15		ns
tDH	10		ns
tDS	0		ns


SYMBOL	-6		UNITS
	MIN	MAX	
tOFF	3	15	ns
tPC	35		ns
tRAC		60	ns
tRAD	15		ns
tRAH	10		ns
tRASP	60	125,000	ns
tRCD	20		ns
tRCS	0		ns
tRP	40		ns
tRSH	15		ns
tRWL	15		ns
tWCH	10		ns
tWCS	0		ns
tWP	10		ns

NOTE: 1. Do not drive data prior to High-Z.

RAS#-ONLY REFRESH CYCLE
(OE# and WE# = DON'T CARE)



CBR REFRESH CYCLE
(Addresses and OE# = DON'T CARE)



DON'T CARE
 UNDEFINED


TIMING PARAMETERS

SYMBOL	-6		UNITS
	MIN	MAX	
t _{ASR}	0		ns
t _{CHR}	10		ns
t _{CP}	10		ns
t _{CRP}	5		ns
t _{CSR}	5		ns
t _{RAH}	10		ns

SYMBOL	-6		UNITS
	MIN	MAX	
t _{RAS}	60	10,000	ns
t _{RC}	110		ns
t _{RP}	40		ns
t _{RPC}	0		ns
t _{WRH}	10		ns
t _{WRP}	10		ns

NOTE: 1. End of CBR REFRESH cycle.

HIDDEN REFRESH CYCLE ²¹
(WE# = HIGH; OE# = LOW)




TIMING PARAMETERS

SYMBOL	-6		UNITS
	MIN	MAX	
t _{AA}		30	ns
t _{AR}	45		ns
t _{ASC}	0		ns
t _{ASR}	0		ns
t _{CAC}		15	ns
t _{CAH}	10		ns
t _{CHR}	10		ns
t _{CLZ}	3		ns
t _{CRP}	5		ns
t _{OD}	3	15	ns

SYMBOL	-6		UNITS
	MIN	MAX	
t _{OE}		15	ns
t _{OFF}	3	15	ns
t _{ORD}	0		ns
t _{RAC}		60	ns
t _{RAD}	15		ns
t _{RAH}	10		ns
t _{RAS}	60	10,000	ns
t _{RCD}	20		ns
t _{RP}	40		ns
t _{RSH}	15		ns

SELF REFRESH CYCLE
(Addresses and OE# = DON'T CARE)






TIMING PARAMETERS

SYMBOL	-6		UNITS
	MIN	MAX	
t _{CHD}	15		ns
t _{CP}	10		ns
t _{CSR}	5		ns
t _{RASS}	100		μs
t _{RP}	40		ns

SYMBOL	-6		UNITS
	MIN	MAX	
t _{RPC}	0		ns
t _{RPS}	110		ns
t _{WRH}	10		ns
t _{WRP}	10		ns


NOTE: 1. Once t_{RASS} (MIN) is met and RAS# remains LOW, the DRAM will enter self refresh mode.
2. Once t_{RPS} is satisfied, a complete burst of all rows should be executed.

**28-PIN PLASTIC SOJ (300 mil)
DA-2**



- NOTE:**
1. All dimensions in inches (millimeters) $\frac{\text{MAX}}{\text{MIN}}$ or typical where noted.
 2. Package width and length do not include mold protrusion; allowable mold protrusion is .01" per side.

**28-PIN PLASTIC SOJ (400 mil)
DA-3**



- NOTE:**
1. All dimensions in inches (millimeters) $\frac{\text{MAX}}{\text{MIN}}$ or typical where noted.
 2. Package width and length do not include mold protrusion; allowable mold protrusion is .01" per side.

