

DRAM

2 MEG x 8

3.3V, BURST EDO

FEATURES

- Burst order, interleave or linear, programmed by executing WCBR cycle after initialization
- Single +3.3V ±5% power supply
- All inputs and outputs are LVTTTL-compatible with 5V input/output tolerance
- Industry-standard x8 pinout and packages
- High-performance CMOS silicon-gate process
- Refresh: CAS-BEFORE-RAS (CBR) or RAS ONLY
- 2,048-cycle refresh (11 row-, 10 column-addresses)
- Four-cycle Extended Data-Out (EDO) burst accesses

OPTIONS

- Timing
 - 52ns access; 15ns cycle -52
 - 60ns access; 16.6ns cycle -60
- Packages
 - Plastic SOJ (300 mil) DJ
- Refresh
 - Standard (2,048 cycles at 32ms) None
- Part Number Example: MT4LC2M8F4DJ-52

MARKING

KEY TIMING PARAMETERS

SPEED	^t RAC	^t PC	^t CAC	^t COH	^t DS	^t DH
-52	52ns	15ns	10ns	3ns	0ns	5ns
-60	60ns	16.6ns	11ns	3ns	0ns	5ns

GENERAL DESCRIPTION

The MT4LC2M8F4 is a randomly accessed solid-state memory containing 16,777,216 bits organized in a x8 configuration. During READ or WRITE cycles, each bit is uniquely addressed through the 21 address bits, which are entered 11 bits (A0-A10) at RAS time and 10 bits (A0-A9) at CAS time.

The MT4LC2M8F4 is a burst access DRAM in which all READ and WRITE cycles occur in bursts of four. The bursts wrap around on a 4-byte boundary. This means only the two least significant bits of the CAS address are modified internally to produce each address of the burst sequence. The burst type, interleave or linear, is determined by executing a WCBR cycle with address A0 set to either HIGH or LOW. A0 LOW will program the device to execute linear

PIN ASSIGNMENT (Top View)

28-Pin SOJ
(DA-3)

Vcc	1	28	Vss
DQ1	2	27	DQ8
DQ2	3	26	DQ7
DQ3	4	25	DQ6
DQ4	5	24	DQ5
WE	6	23	CAS
RAS	7	22	OE
NC	8	21	A9
A10	9	20	A8
A0	10	19	A7
A1	11	18	A6
A2	12	17	A5
A3	13	16	A4
Vcc	14	15	Vss

bursts, A0 HIGH will program the bursts to be interleave. For future compatibility it is strongly recommended that the information (0010 000x) where x=A0 is supplied on addresses A7-A0 during the WCBR cycle. The WCBR cycle must be followed by a RAS-ONLY or CBR REFRESH cycle to exit this programming mode.

A READ or WRITE cycle is selected with the WE input during the first CAS LOW pulse of the burst. During the burst cycle the WE input must remain constant for the burst to continue. Transition of the WE input during a burst causes the burst to terminate and places the outputs in a High-Z state. After a terminated burst, the next falling edge of CAS will start a new burst access at the address present on the external address bus.


During a WRITE cycle, data-in (D) is latched by the falling edge of CAS. WE must be LOW prior to CAS going LOW. This places the input/output pins in the High-Z state allowing the data-in (D) to be driven on the bus. WE must remain LOW during the burst operation for the burst to complete. WE going HIGH after ^tWCH from CAS LOW and before ^tWCS of the next CAS LOW terminates the burst operation and places the DQ pins in the High-Z state.

GENERAL DESCRIPTION (continued)

During a READ cycle \overline{WE} must be HIGH prior to \overline{CAS} going LOW. \overline{WE} must remain HIGH during the burst operation for the burst to complete. \overline{WE} going LOW after 'RCH from \overline{CAS} LOW and before 'RCS of the next \overline{CAS} LOW terminates the burst operation and places the DQ pins in the High-Z state.

Returning \overline{RAS} and \overline{CAS} HIGH terminates burst operations in the selected row, resets the burst counter, closes that row and decreases chip current to a reduced standby level. The chip is precharged for the next access during the \overline{RAS} HIGH time.

FUNCTIONAL BLOCK DIAGRAM
Burst EDO



EDO BURST MODE TRUTH TABLE

PRESENT STATE	RESULTING STATE	RAS	CAS	WE	OE	ADDRESSES		DATA
						Row	Column	DQ
Any	Idle	L→H	H	X	X	X	X	High-Z
Idle	Row Open	H→L	H	X	X	ROW	X	High-Z
Idle	CBR REFRESH	H→L	L	H	X	X	X	High-Z
Row Open	RAS-ONLY REFRESH	L	H	X	X	ROW	X	High-Z
Row Open	READ burst	L	H→L	H	L	X	COL	Data-Out
Row Open	WRITE burst	L	H→L	L	X	X	COL	Data-In
READ burst	TERMINATE READ burst	L	H	H→L	X	X	X	High-Z
WRITE burst	TERMINATE WRITE burst	L	H	L→H	X	X	X	High-Z
Idle	PROGRAM burst type	H→L	L	L	X	A0 ¹	X	High-Z
PROGRAM	EXIT PROGRAM MODE Using CBR REFRESH	H→L	L	H	X	X	X	High-Z
PROGRAM	EXIT PROGRAM MODE Using RAS-ONLY REFRESH	L	H	X	X	ROW	X	High-Z

NOTE: 1. A WCBR cycle determines the burst sequence. A0=LOW sets the burst sequence to linear, A0=HIGH set the burst sequence to interleave. A8 through A10 are "don't cares." A7-A0 should contain the sequence (0010 000x where x=A0) to ensure future compatability. A refresh cycle (RAS ONLY or CBR) must follow the WCBR cycle to exit the programming mode.

NEW

BURST EDO DRAM

MICRON
TECHNOLOGY, INC.
MT4LC2M8F4
2 MEG x 8 BURST EDO DRAM
INTERLEAVE BURST SEQUENCE TABLE

OPERATION	ADDRESSES USED		
	A10 - A2	A1	A0
First access, register external CAS address	A10 - A2	A1	A0
Second access, (first burst address)	registered A10 - A2	registered A1	registered $\overline{A0}$
Third access (second burst address)	registered A10 - A2	registered $\overline{A1}$	registered A0
Fourth access (third burst address)	registered A10 - A2	registered $\overline{A1}$	registered $\overline{A0}$

INTERLEAVE BURST ADDRESS TABLE

FIRST ADDRESS	SECOND ADDRESS	THIRD ADDRESS	FOURTH ADDRESS
X...X00	X..X01	X..X10	X..X11
X..X01	X..X00	X..X11	X..X10
X..X10	X..X11	X..X00	X..X01
X..X11	X..X10	X..X01	X..X00

LINEAR BURST ADDRESS TABLE

FIRST ADDRESS	SECOND ADDRESS	THIRD ADDRESS	FOURTH ADDRESS
X...X00	X..X01	X..X10	X..X11
X..X01	X..X10	X..X11	X..X00
X..X10	X..X11	X..X00	X..X01
X..X11	X..X00	X..X01	X..X10

ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc Pin Relative to Vss -1.0V to +4.6V
 Voltage on Inputs, NC or I/O pins
 Relative to Vss -1.0V to +5.5V
 Operating Temperature, T_A (ambient) 0°C to +70°C
 Storage Temperature (plastic) -55°C to +150°C
 Power Dissipation 600mW
 Short Circuit Output Current 50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(Notes: 1, 11) (Vcc = +3.3V ±5%)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	Vcc	3.13	3.47	V	
Input High (Logic 1) Voltage, all inputs	V _{IH}	2.0	5.5	V	2
Input Low (Logic 0) Voltage, all inputs	V _{IL}	-1.0	0.8	V	2
INPUT LEAKAGE CURRENT Any input 0V ≤ V _{IN} ≤ 5.5V (All other pins not under test = 0V)	I _I	-2	2	μA	
OUTPUT LEAKAGE CURRENT (Q is disabled; 0V ≤ V _{OUT} ≤ 5.5V)	I _{OZ}	-10	10	μA	
OUTPUT LEVELS Output High Voltage (I _{OUT} = -2mA)	V _{OH}	2.4		V	
Output Low Voltage (I _{OUT} = 2mA)	V _{OL}		0.4	V	

PARAMETER/CONDITION	SYMBOL	MAX		UNITS	NOTES
		-52	-60		
STANDBY CURRENT: (TTL) ($\overline{RAS} = \overline{CAS} = V_{IH}$)	I _{CC1}	2	2	mA	
STANDBY CURRENT: (CMOS) ($\overline{RAS} = \overline{CAS} = V_{CC} - 0.2V$)	I _{CC2}	500	500	μA	
OPERATING CURRENT: CLOSED ROW BURST READ/WRITE Average power supply current; (t _{PC} = t _{PC} [MIN]; 50% duty cycle on \overline{RAS} ; open row, four cycle burst, close row)	I _{CC3}	110	100	mA	4, 5
OPERATING CURRENT: OPEN ROW BURST READ/WRITE Average power supply current (alternating four cycle burst followed by four cycles inactivity; t _{PC} = t _{PC} [MIN])	I _{CC4}	70	65	mA	4, 5
REFRESH CURRENT: \overline{RAS} ONLY Average power supply current (address cycling; \overline{RAS} cycling; CAS = V _{IH} ; t _{RAS} = t _{RAS} [MIN]; t _{RP} = t _{RP} [MIN])	I _{CC5}	140	130	mA	4, 5
REFRESH CURRENT: CBR Average power supply current (\overline{RAS} , \overline{CAS} cycling; t _{RAS} = t _{RAS} [MIN]; t _{RP} = t _{RP} [MIN])	I _{CC6}	140	130	mA	5, 6

CAPACITANCE

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance: Addresses, WE, OE	C _{I1}		5	pF	3
Input Capacitance: RAS	C _{I2}		6	pF	3
Input Capacitance: CAS	C _{I3}		4	pF	3
Input/Output Capacitance: DQ	C _{I0}		7	pF	3

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

 (Notes: 7, 8, 9, 10, 15) (V_{CC} = +3.3V ±5%)


AC CHARACTERISTICS		-52		-60			
PARAMETER	SYM	MIN	MAX	MIN	MAX	UNITS	NOTES
Access time from CAS	¹ AA		25		28.2	ns	12
Column-address setup time	¹ ASC	1.5		1.5		ns	
Row-address setup time	¹ ASR	1.5		1.5		ns	
Burst terminate hold time	¹ BTH	3		3		ns	
Output disable from burst terminate	¹ BTHZ	7	13	7	13	ns	13, 16
Access time from CAS	¹ CAC		10		11	ns	
Column-address hold time	¹ CAH	8.5		8.5		ns	
CAS pulse width	¹ CAS	5	10,000	5	10,000	ns	
CAS hold time (CBR or WCBR)	¹ CHR	15		15		ns	6
CAS to output in Low-Z	¹ CLZ	3		3		ns	13
Data hold time from CAS LOW	¹ COH	3		3		ns	
CAS precharge time	¹ CP	5		5		ns	
CAS precharge time (CBR or WCBR)	¹ CPN	10		10		ns	
CAS to RAS precharge time	¹ CRP	10		10		ns	
CAS LOW to RAS HIGH (WRITE only)	¹ CRW	15		16.6		ns	
CAS setup time (CBR or WCBR)	¹ CSR	10		10		ns	6
Data-in hold time	¹ DH	5		5		ns	
Data-in setup time	¹ DS	0		0		ns	17
Output disable	¹ OD	4	10	4	10	ns	13
Output enable access time	¹ OEA		10		12	ns	
Output enable hold (only near CAS)	¹ OEH	5		5		ns	
OE to output in Low-Z	¹ OELZ	3		3		ns	13
OE HIGH pulse width	¹ OEP	10		10		ns	
Output enable setup (only near CAS)	¹ OES	3		3		ns	
Output buffer turn-off delay	¹ OFF	4	13	4	13	ns	13
Burst EDO cycle time	¹ PC	15		16.6		ns	
Access time from RAS	¹ RAC		52		60	ns	
Row-address hold time	¹ RAH	8.5		8.5		ns	
RAS pulse width	¹ RAS	52	125,000	60	125,000	ns	
Random READ or WRITE cycle time	¹ RC	90		110		ns	
RAS to CAS delay time	¹ RCD1	20		20		ns	
RAS to CAS delay time	¹ RCD2	40		45		ns	
Read command hold time	¹ RCH	5		5		ns	
Read command setup time	¹ RCS	3		4		ns	
Refresh period (2,048 cycles)	¹ REF		32		32	ms	

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 7, 8, 9, 10, 15) (V_{cc} = +3.3V ±5%)

AC CHARACTERISTICS		-52		-60			
PARAMETER	SYM	MIN	MAX	MIN	MAX	UNITS	NOTES
RAS precharge time	^t RP	30		40		ns	
RAS to CAS precharge time	^t RPC	5		5		ns	
RAS hold time	^t RSH	0		0		ns	
Transition time (rise or fall)	^t T	1.5	50	1.5	50	ns	
Burst terminate pulse width	^t TP	6		6		ns	14
Write command hold time	^t WCH	5		5		ns	
WE command setup time	^t WCS	3		4		ns	
Output disable from WE LOW	^t WHZ	4	10	4	10	ns	13, 16
WE hold time (CBR or WCBR)	^t WRH	10		10		ns	
WE setup time (CBR or WCBR)	^t WRP	10		10		ns	

Input timing waveform:



Output timing waveform:



Figure 1
TIMING SPECIFICATIONS




Figure 2
HIGH-Z OUTPUT LOAD




Figure 3
AC TIMING OUTPUT LOAD EQUIVALENT





Figure 4
OUTPUT LOAD EQUIVALENT

NOTES

1. All voltages referenced to Vss.
2. Input Power-up: $V_{IH} \leq +5.5V$ and $V_{CC} \leq +3.13V$ for $t \leq 200ms$
3. This parameter is sampled. $V_{CC} = 3.13V$ $f = 1$ MHz.
4. Address transitions once per burst access.
5. I_{CC} is dependent on output loading and cycle rates. Specified values are obtained with minimum tPC and 50 percent duty cycle. The outputs are open.
6. Enables on-chip refresh and address counters.
7. Initialization consists of an initial pause of 100 μs after power-up followed by eight \overline{RAS} refresh cycles (\overline{RAS} -ONLY or CBR with \overline{WE} HIGH). This sequence must be executed before proper device operation is assured. The eight \overline{RAS} cycle wake-ups should be repeated any time the tREF refresh requirement is exceeded. A WCBR cycle must be executed to initialize the burst type, interleave or linear followed by a \overline{RAS} -ONLY or CBR REFRESH cycle.
8. AC characteristics assume $^tT = 1.5ns$.
9. All output timings are referenced to 1.5V and all input timings are referenced to 1.5V, unless otherwise specified. Inputs must be driven to the appropriate voltage levels indicated by the corresponding timing diagrams when AC specifications are measured, as shown in Figure 1.
10. In addition to meeting the transition rate specification, all input signals must transit between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
11. NC pins are assumed to be left floating and are not tested for leakage.
12. tAA is a calculated specification which is the sum of tPC and tCAC .
13. Output loading is specified with $C_L = 5pF$ as in Figure 2. These parameters are sampled.
14. Applies only during burst termination operation.
15. AC output loading is specified with $C_L = 50pF$ as in Figure 3. Figure 4 is shown for reference. Transition is measured at the 1.5V reference level.
16. The DQs will continue to drive data out until tBTHZ (MIN) and tWHZ (MIN) have both been satisfied and will reach the High-Z state once tBTHZ (MAX) and tWHZ (MAX) have both been satisfied.
17. Valid data-in is referenced from when a valid logic level (V_{IH} , V_{IL}) has been achieved.

BURST EDO READ CYCLE



NOTE:


1. Latch column address; start READ cycle.
2. Output data 1; increment burst counter.
3. Output data 2; increment burst counter.
4. Output data 3; increment burst counter.
5. Output data 4; latch column address; start READ cycle.
6. WE transitioning LOW will terminate the burst and reset the burst counter provided tTP and tBTH are satisfied. The DQs will continue to drive data out until tBTHZ (MIN) and tWHZ (MIN) have both been satisfied and will reach the High-Z state once tBTHZ (MAX) and tWHZ (MAX) have both been satisfied.
7. Once OE transitions LOW after CAS transitions LOW, Note 9 applies if OE transitions back HIGH.
8. The combination of RAS and CAS HIGH close the row and place the DQs in the High-Z state. tOFF is measured from the last signal (RAS or CAS) that transitions HIGH.
9. When OE transitions HIGH, the DQ pins are placed in the High-Z state and will remain in the High-Z state until another CAS LOW transition occurs, regardless of the state of OE.
10. WE transitioning LOW and returning HIGH prior to CAS going HIGH will not terminate the burst.

TIMING PARAMETERS

SYM	-52		-60		UNITS
	MIN	MAX	MIN	MAX	
tAA		25		28.2	ns
tASC	1.5		1.5		ns
tASR	1.5		1.5		ns
tBTH	3		3		ns
tBTHZ	7	13	7	13	ns
tCAC		10		11	ns
tCAH	8.5		8.5		ns
tCAS	5	10,000	5	10,000	ns
tCLZ	3		3		ns
tCOH	3		3		ns
tCP	5		5		ns
tCRP	10		10		ns
tOD	4	10	4	10	ns
tOEA		10		12	ns
tOEHL	5		5		ns
tOELZ	3		3		ns

SYM	-52		-60		UNITS
	MIN	MAX	MIN	MAX	
tOEP	10		10		ns
tOES	3		3		ns
tOFF	4	13	4	13	ns
tPC	15		16.6		ns
tRAC		52		60	ns
tRAH	8.5		8.5		ns
tRAS	52	125,000	60	125,000	ns
tRC	90		110		ns
tRCD1	20		20		ns
tRCD2	40		45		ns
tRCH	5		5		ns
tRCS	3		4		ns
tRP	30		40		ns
tRSH	0		0		ns
tTP	6		6		ns
tWHZ	4	10	4	10	ns

BURST EDO WRITE CYCLE



NOTE:


1. Latch column address; start burst WRITE cycle; write data 1.
2. Increment burst counter; write data 2.
3. Increment burst counter; write data 3.
4. Increment burst counter; write data 4.
5. \overline{WE} transitioning HIGH will terminate the burst and reset the burst counter provided t_{TP} and t_{BTH} are satisfied.
6. \overline{WE} transitioning HIGH and returning LOW prior to \overline{CAS} going HIGH will not terminate the burst.

TIMING PARAMETERS

SYM	-52		-60		UNITS
	MIN	MAX	MIN	MAX	
t_{ASC}	1.5		1.5		ns
t_{ASR}	1.5		1.5		ns
t_{BTH}	3		3		ns
t_{CAH}	8.5		8.5		ns
t_{CAS}	5	10,000	5	10,000	ns
t_{CP}	5		5		ns
t_{CRP}	10		10		ns
t_{CRW}	15		16.6		ns
t_{DH}	5		5		ns
t_{DS}	0		0		ns
t_{OFF}	4	13	4	13	ns

SYM	-52		-60		UNITS
	MIN	MAX	MIN	MAX	
t_{PC}	15		16.6		ns
t_{RAH}	8.5		8.5		ns
t_{RAS}	52	125,000	60	125,000	ns
t_{RC}	90		110		ns
t_{RCD1}	20		20		ns
t_{RCD2}	40		45		ns
t_{RP}	30		40		ns
t_{TP}	6		6		ns
t_{WCH}	5		5		ns
t_{WCS}	3		4		ns

BURST EDO READ/WRITE CYCLE



▨ DONT CARE
▩ UNDEFINED


NOTE:

1. Latch column address; start burst READ cycle.
2. Output data 1; increment burst counter.
3. Output data 2; increment burst counter.
4. Output data 3; increment burst counter.
5. Output data 4; latch column address; start burst READ cycle.
6. Latch column address; start burst WRITE cycle; write data 1.
7. Increment burst counter; write data 2.
8. Increment burst counter; write data 3.
9. Increment burst counter; write data 4.
10. WE transitioning LOW will terminate the burst and reset the burst counter provided tTP and tBTH are satisfied. tTP is met by the READ burst being terminated by a WRITE burst. The DQs will continue to drive data out until tBTHZ (MIN) and tWHZ (MIN) have both been satisfied and will reach the High-Z state once tBTHZ (MAX) and tWHZ (MAX) have both been satisfied.
11. The combination of RAS and CAS HIGH close the row and place the DQ pins in the High-Z state.

TIMING PARAMETERS

SYM	-52		-60		UNITS
	MIN	MAX	MIN	MAX	
tAA		25		28.2	ns
tASC	1.5		1.5		ns
tASR	1.5		1.5		ns
tBTH	3		3		ns
tBTHZ	7	13	7	13	ns
tCAC		10		11	ns
tCAH	8.5		8.5		ns
tCAS	5	10,000	5	10,000	ns
tCLZ	3		3		ns
tCOH	3		3		ns
tCP	5		5		ns
tCRP	10		10		ns
tCRW	15		16.6		ns
tDH	5		5		ns
tDS	0		0		ns
tOD	4	10	4	10	ns

SYM	-52		-60		UNITS
	MIN	MAX	MIN	MAX	
tOEA		10		12	ns
tOELZ	3		3		ns
tOEP	10		10		ns
tPC	15		16.6		ns
tRAC		52		60	ns
tRAH	8.5		8.5		ns
tRAS	52	125,000	60	125,000	ns
tRC	90		110		ns
tRCD1	20		20		ns
tRCD2	40		45		ns
tRCH	5		5		ns
tRCS	3		4		ns
tRP	30		40		ns
tWCH	5		5		ns
tWCS	3		4		ns
tWHZ	4	10	4	10	ns

BURST EDO WRITE/READ CYCLE


DON'T CARE
 UNDEFINED

NOTE:


- Latch column address; start burst WRITE cycle; write data 1.
- Increment burst counter; write data 2.
- Increment burst counter; write data 3.
- Increment burst counter; write data 4.
- Latch column address; start burst READ cycle.
- Output data 1; increment column address.
- Output data 2; increment column address.
- Output data 3; increment column address.
- WE transitioning HIGH will terminate the burst and reset the burst counter. The tBTH time is not required as it is satisfied by tRCS; tTP is met by the WRITE burst being terminated by a READ burst.
- WE transitioning LOW will terminate the burst and reset the burst counter provided tTP and tBTH are satisfied. The DQs will continue to drive data out until tBTHZ (MIN) and tWHZ (MIN) have both been satisfied and will reach the High-Z state once tBTHZ (MAX) and tWHZ (MAX) have both been satisfied.
- The combination of RAS and CAS HIGH close the row and place the DQ pins in the High-Z state. tOFF is measured from the last signal (RAS or CAS) that transitions HIGH.

TIMING PARAMETERS


SYM	-52		-60		UNITS
	MIN	MAX	MIN	MAX	
tASC	1.5		1.5		ns
tASR	1.5		1.5		ns
tBTH	3		3		ns
tBTHZ	7	13	7	13	ns
tCAC		10		11	ns
tCAH	8.5		8.5		ns
tCAS	5	10,000	5	10,000	ns
tCOH	3		3		ns
tCP	5		5		ns
tCRP	10		10		ns
tDH	5		5		ns
tDS	0		0		ns
tOEA		10		12	ns
tOELZ	3		3		ns

SYM	-52		-60		UNITS
	MIN	MAX	MIN	MAX	
tPC	15		16.6		ns
tRAH	8.5		8.5		ns
tRAS	52	125,000	60	125,000	ns
tRC	90		110		ns
tRCD1	20		20		ns
tRCD2	40		45		ns
tRCH	5		5		ns
tRCS	3		4		ns
tRP	30		40		ns
tRSH	0		0		ns
tTP	6		6		ns
tWCH	5		5		ns
tWCS	3		4		ns
tWHZ	4	10	4	10	ns

RAS-ONLY REFRESH CYCLE



CBR REFRESH CYCLE




NOTE: 1. CBR REFRESH is recommended for all new designs to ensure compatibility with future generation DRAMs. Micron and JEDEC recommend CBR REFRESH as the preferred method of refresh for the 64 Meg DRAM generation and beyond.

TIMING PARAMETERS

SYM	-52		-60		UNITS
	MIN	MAX	MIN	MAX	
t _{ASR}	1.5		1.5		ns
t _{CHR}	15		15		ns
t _{CPN}	10		10		ns
t _{CRP}	10		10		ns
t _{CSR}	10		10		ns
t _{RAH}	8.5		8.5		ns

SYM	-52		-60		UNITS
	MIN	MAX	MIN	MAX	
t _{RAS}	52	125,000	60	125,000	ns
t _{RP}	30		40		ns
t _{RPC}	5		5		ns
t _{WRH}	10		10		ns
t _{WRP}	10		10		ns

WCBR PROGRAM CYCLE


- NOTE:**
1. A0 LOW sets the burst sequence to linear bursts. A0 HIGH sets the burst sequence to interleave bursts. Addresses A8 through A10 are "don't cares." Addresses A7-A1 should contain the state of (0010 000x where x=A0) to ensure future compatibility. The burst sequence will remain set until the device power is interrupted or another WCBR cycle is executed.
 2. A $\overline{\text{RAS}}$ -ONLY or CBR REFRESH cycle must be executed after the WCBR cycle to exit the programming mode.

TIMING PARAMETERS

SYM	-52		-60		UNITS
	MIN	MAX	MIN	MAX	
t_{ASR}	1.5		1.5		ns
t_{CHR}	15		15		ns
t_{CPN}	10		10		ns
t_{CSR}	10		10		ns
t_{RAH}	8.5		8.5		ns

SYM	-52		-60		UNITS
	MIN	MAX	MIN	MAX	
t_{RAS}	52	125,000	60	125,000	ns
t_{RP}	30		40		ns
t_{RPC}	5		5		ns
t_{WRH}	10		10		ns
t_{WRP}	10		10		ns