

# SYNCHRONOUS SRAM

# 64K x 18 SRAM

+3.3V SUPPLY WITH CLOCKED, REGISTERED  
INPUTS AND BURST COUNTER

NEW  
3.3 VOLT SYNCHRONOUS SRAM

## FEATURES

- Fast access times: 9, 10, 12 and 17ns
- Fast  $\overline{OE}$ : 5, 6 and 7ns
- Single +3.3V  $\pm 5\%$  power supply
- 5V-tolerant I/O
- Common data inputs and data outputs
- Individual BYTE WRITE control
- Clock controlled, registered, address, data and control
- Internally self-timed WRITE cycle
- Burst control pins (486/Pentium™ burst sequence)
- High density, high speed packages
- Low capacitive bus loading
- High 30pF output drive capability at rated access time

## OPTIONS

## MARKING

- |                        |                    |
|------------------------|--------------------|
| • Timing               |                    |
| 9ns access/15ns cycle  | - 9                |
| 10ns access/15ns cycle | -10                |
| 12ns access/20ns cycle | -12                |
| 17ns access/25ns cycle | -17                |
| • Packages             |                    |
| 52-pin PLCC            | EJ                 |
| 100-pin TQFP           | LG                 |
| • Part Number Example: | MT58LC64K18B2EJ-12 |

NOTE: Not all combinations of operating temperature, speed, data retention and low power are necessarily available. Please contact the factory for availability of specific part number combinations.

## GENERAL DESCRIPTION


The Micron Synchronous SRAM family employs high-speed, low-power CMOS designs using a four-transistor memory cell. Micron SRAMs are fabricated using double-layer metal, double-layer polysilicon technology.

The MT58LC64K18B2 SRAM integrates a 64K x 18 SRAM core with advanced synchronous peripheral circuitry and a 2-bit burst counter. All synchronous inputs pass through registers controlled by a positive-edge-triggered single clock input (CLK). The synchronous inputs include all addresses, all data inputs, active LOW chip enable ( $\overline{CE}$ ), burst control inputs (ADSC, ADSP, ADV) and byte write enables ( $\overline{WEH}$ ,  $\overline{WEL}$ ).


Asynchronous inputs include the output enable ( $\overline{OE}$ ) and the clock (CLK). The data-out (Q), enabled by  $\overline{OE}$ , is also asynchronous. WRITE cycles can be from one to two bytes wide as controlled by the byte write enables.

## PIN ASSIGNMENT (Top View)

### 52-Pin PLCC (SB-1)



### 100-Pin TQFP (SC-1)





### BURST SEQUENCE TABLE

Operation	Address Used		
	A14-A2	A1	A0
First access, register external address	A14-A2	A1	A0
Second access (first burst address)	registered A14-A2	registered A1	registered $\overline{A0}$
Third access (second burst address)	registered A14-A2	registered $\overline{A1}$	registered A0
Fourth access (third burst address)	registered A14-A2	registered $\overline{A1}$	registered $\overline{A0}$

**NOTE:** The burst sequence wraps around to its initial state upon completion.

### BURST ADDRESS TABLE

First Address	Second Address	Third Address	Fourth Address
X...X00	X...X01	X...X10	X...X11
X...X01	X...X00	X...X11	X...X10
X...X10	X...X11	X...X00	X...X01
X...X11	X...X10	X...X01	X...X00

## PIN DESCRIPTIONS

PLCC PINS	TQFP PINS	SYMBOL	TYPE	DESCRIPTION
26, 25, 24, 23, 22, 21, 7, 6, 49, 48, 47, 33, 32, 31, 30, 29	37, 36, 35, 34, 33, 32, 100, 99, 83, 82, 81, 48, 47, 46, 45, 44	A0-A15	Input	Synchronous Address Inputs: These inputs are registered and must meet the setup and hold times around the rising edge of CLK.
4, 3	97, 96	WEH, WEL	Input	Synchronous Byte Write Enables: These active LOW inputs allow individual bytes to be written and must meet the setup and hold times around the rising edge of CLK. A byte write enable is LOW for a WRITE cycle and HIGH for a READ cycle. WEL controls DQ1-DQ8 and DQP1. WEH controls DQ9-DQ16 and DQP2. Data I/O are tristated if either of these inputs are LOW.
51	89	CLK	Input	Clock: This signal registers the address, data, chip enable, byte write enables and burst control inputs on its rising edge. All synchronous inputs must meet setup and hold times around the clock's rising edge.
5	98	$\overline{CE}$	Input	Synchronous Chip Enable: This active LOW input is used to enable the device. This input is sampled only when a new external address is loaded.
50	86	$\overline{OE}$	Input	Output Enable: This active LOW asynchronous input enables the data I/O output drivers.
52	93	$\overline{ADV}$	Input	Synchronous Address Advance: This active LOW input is used to advance the internal burst counter, controlling burst access after the external address is loaded. A HIGH on this pin effectively causes wait states to be generated (no address advance). This pin must be HIGH at the rising edge of the first clock after an $\overline{ADSP}$ cycle is initiated if a WRITE cycle is desired (to ensure use of correct address).
1	94	$\overline{ADSP}$	Input	Synchronous Address Status Processor: This active LOW input interrupts any ongoing burst, causing a new external address to be registered. A READ is performed using the new address, independent of the byte write enables and $\overline{ADSC}$ but dependent upon $\overline{CE}$ being LOW.
2	95	$\overline{ADSC}$	Input	Synchronous Address Status Controller: This active LOW input interrupts any ongoing burst, causing a new external address to be registered. A READ or WRITE is performed using the new address if $\overline{CE}$ is LOW. $\overline{ADSC}$ is also used to place the chip into power-down state when $\overline{CE}$ is HIGH.
34, 35, 38, 39, 40, 41, 44, 45, 8, 9, 12, 13, 14, 15, 18, 19	58, 59, 62, 63, 68, 69, 72, 73, 8, 9, 12, 13, 18, 19, 22, 23	DQ1-DQ16	Input/Output	SRAM Data I/O: Low Byte is DQ1-DQ8. High Byte is DQ9-DQ16. Input data must meet setup and hold times around the rising edge of CLK.
46, 20	74, 24	DQP1, DQP2	Input/Output	Parity Data I/O: Low Byte Parity is DQP1. High Byte Parity is DQP2.
28	15, 41, 65, 91	Vcc	Supply	Power Supply: +3.3V $\pm 5\%$
27	17, 40, 67, 90	Vss	Supply	Ground: GND
10, 17, 36, 43	11, 20, 61, 71	VccQ	Supply	Isolated Output Buffer Supply: +3.3V $\pm 5\%$

**PIN DESCRIPTIONS (continued)**

PLCC PINS	TQFP PINS	SYMBOL	TYPE	DESCRIPTION
11, 16, 37, 42	10, 21, 60, 71	VssQ	Supply	Isolated Output Buffer Ground: GND
	1, 2, 3, 4, 5, 6, 7, 14, 16, 25, 26, 27, 28, 29, 30, 31, 38, 39, 42, 43, 49, 50, 51, 52, 53, 54, 55, 56, 57, 64, 66, 75, 76, 77, 78, 79, 80, 84, 85, 87, 88, 92	NC	-	No Connect: These signals are not internally connected. These signals may be connected to ground to improve package heat dissipation.

**TRUTH TABLE**

OPERATION	ADDRESS USED	$\overline{CE}$	$\overline{ADSP}$	$\overline{ADSC}$	$\overline{ADV}$	WRITE	$\overline{OE}$	CLK	DQ
Deselected Cycle, Power-down	None	H	X	L	X	X	X	L-H	High-Z
READ Cycle, Begin Burst	External	L	L	X	X	X	L	L-H	Q
READ Cycle, Begin Burst	External	L	L	X	X	X	H	L-H	High-Z
WRITE Cycle, Begin Burst	External	L	H	L	X	L	X	L-H	D
READ Cycle, Begin Burst	External	L	H	L	X	H	L	L-H	Q
READ Cycle, Begin Burst	External	L	H	L	X	H	H	L-H	High-Z
READ Cycle, Continue Burst	Next	X	H	H	L	H	L	L-H	Q
READ Cycle, Continue Burst	Next	X	H	H	L	H	H	L-H	High-Z
WRITE Cycle, Continue Burst	Next	X	H	H	L	L	X	L-H	D
READ Cycle, Continue Burst	Next	H	X	H	L	H	L	L-H	Q
READ Cycle, Continue Burst	Next	H	X	H	L	H	H	L-H	High-Z
WRITE Cycle, Continue Burst	Next	H	X	H	L	L	X	L-H	D
READ Cycle, Suspend Burst	Current	X	H	H	H	H	L	L-H	Q
READ Cycle, Suspend Burst	Current	X	H	H	H	H	H	L-H	High-Z
WRITE Cycle, Suspend Burst	Current	X	H	H	H	L	X	L-H	D
READ Cycle, Suspend Burst	Current	H	X	H	H	H	L	L-H	Q
READ Cycle, Suspend Burst	Current	H	X	H	H	H	H	L-H	High-Z
WRITE Cycle, Suspend Burst	Current	H	X	H	H	L	X	L-H	D

- NOTE:**
1. X means "don't care." H means logic HIGH. L means logic LOW.  $\overline{WRITE}=L$  means any one or more byte write enable signals ( $\overline{WEH}$ ,  $\overline{WEL}$ ) are LOW.  $\overline{WRITE}=H$  means all byte write enable signals are HIGH.
  2.  $\overline{WEL}$  enables writes to DQ1-DQ8 and DQP1.  $\overline{WEH}$  enables writes to DQ9-DQ16 and DQP2.
  3. All inputs except  $\overline{OE}$  must meet setup and hold times around the rising edge (LOW to HIGH) of CLK.
  4. Wait states are inserted by suspending burst.
  5. For a write operation following a read operation,  $\overline{OE}$  must be HIGH before the input data required setup time and held HIGH throughout the input data hold time.
  6. This device contains circuitry that will ensure the outputs will be in High-Z during power-up.
  7.  $\overline{ADSP}$  LOW always initiates an internal READ at the L-H edge of CLK. A WRITE is performed by setting one or more byte write enable signal LOW for the subsequent L-H edge of CLK. Refer to WRITE timing diagram for clarification.

**ABSOLUTE MAXIMUM RATINGS\***

Voltage on Vcc Supply Relative to Vss	.....-0.5V to +4.6V
V <sub>IN</sub>	.....-0.5V to +6V
Storage Temperature (plastic)	.....-55°C to +150°C
Junction Temperature	.....+150°C
Power Dissipation	.....1.6W
Short Circuit Output Current	.....100mA

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS**

(0°C ≤ T<sub>A</sub> ≤ 70°C; T<sub>C</sub> ≤ 110°C; V<sub>CC</sub> = 3.3V ±5% unless otherwise noted)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		V <sub>IH</sub>	2.0	5.5	V	1, 2
Input Low (Logic 0) Voltage		V <sub>IL</sub>	-0.3	0.8	V	1, 2
Input Leakage Current	0V ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>	I <sub>LI</sub>	-1	1	μA	
Output Leakage Current	Output(s) disabled, 0V ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub>	I <sub>LO</sub>	-1	1	μA	
Output High Voltage	I <sub>OH</sub> = -4.0mA	V <sub>OH</sub>	2.4		V	1
Output Low Voltage	I <sub>OL</sub> = 8.0mA	V <sub>OL</sub>		0.4	V	1
Supply Voltage		V <sub>CC</sub>	3.1	3.5	V	1

				MAX					
DESCRIPTION	CONDITIONS	SYMBOL	TYPICAL	-9	-10	-12	-17	UNITS	NOTES
Power Supply Current: Operating	Device selected; all inputs ≤ V <sub>IL</sub> OR ≥ V <sub>IH</sub> ; cycle time ≥ 1KC min; V <sub>CC</sub> = MAX; outputs open	I <sub>CC</sub>	150	225	225	200	175	mA	3, 12 13
Power Supply Current: Idle	Device selected; $\overline{\text{ADSC}}$ , $\overline{\text{ADSP}}$ , $\overline{\text{ADV}} \geq \text{V}_{\text{IH}}$ ; all inputs ≤ V <sub>IL</sub> OR ≥ V <sub>IH</sub> ; V <sub>CC</sub> = MAX; cycle time ≥ 1KC min; outputs open	I <sub>SB1</sub>	45	65	65	55	50	mA	12, 13
CMOS Standby	Device deselected; V <sub>CC</sub> = MAX; all inputs ≤ V <sub>SS</sub> +0.2 or ≥ V <sub>CC</sub> -0.2; all inputs static; CLK frequency = 0	I <sub>SB2</sub>	0.2	2	2	2	2	mA	12, 13
TTL Standby	Device deselected; all inputs ≤ V <sub>IL</sub> OR ≥ V <sub>IH</sub> ; all inputs static; V <sub>CC</sub> = MAX; CLK frequency = 0	I <sub>SB3</sub>	10	18	18	18	18	mA	12, 13
Clock Running	Device deselected; all inputs ≤ V <sub>IL</sub> OR ≥ V <sub>IH</sub> ; V <sub>CC</sub> = MAX; CLK cycle time ≥ 1KC min	I <sub>SB4</sub>	20	35	35	30	25	mA	12, 13

**CAPACITANCE**

DESCRIPTION	CONDITIONS	SYMBOL	TYP	MAX	UNITS	NOTES
Input Capacitance	T <sub>A</sub> = 25°C; f = 1 MHz V <sub>CC</sub> = 3.3V	C <sub>I</sub>	3	4	pF	4
Input/Output Capacitance (DQ)		C <sub>O</sub>	5	6	pF	4

**THERMAL CONSIDERATIONS**

DESCRIPTION	CONDITIONS	SYMBOL	PLCC TYP	TQFP TYP	UNITS	NOTES
Thermal resistance - Junction to Ambient	Still Air	θ <sub>JA</sub>	45	65	°C/W	
Thermal resistance - Junction to Case		θ <sub>JC</sub>	15	6	°C/W	
Maximum Case Temperature		TC	110	110	°C	11

**ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS**

 (Note 5) ( $0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$ ;  $V_{CC} = 3.3\text{V} \pm 5\%$ )

DESCRIPTION	SYM	-9		-10		-12		-17		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
Clock											
Clock cycle time	<sup>t</sup> KC	15		15		20		25		ns	
Clock HIGH time	<sup>t</sup> KH	4		5		6		8		ns	
Clock LOW time	<sup>t</sup> KL	4		5		6		8		ns	
Output Times											
Clock to output valid	<sup>t</sup> KQ		9		10		12		17	ns	
Clock to output invalid	<sup>t</sup> KQX	3		3		3		3		ns	
Clock to output in Low-Z	<sup>t</sup> KQLZ	5		5		5		5		ns	6, 7
Clock to output in High-Z	<sup>t</sup> KQHZ		5		5		6		6	ns	6, 7
$\overline{OE}$ to output valid	<sup>t</sup> OEQ		5		5		6		7	ns	9
$\overline{OE}$ to output in Low-Z	<sup>t</sup> OELZ	0		0		0		0		ns	6, 7
$\overline{OE}$ to output in High-Z	<sup>t</sup> OEHZ		5		5		6		6	ns	6, 7
Setup Times											
Address	<sup>t</sup> AS	2.5		3		3		3		ns	8, 10
Address Status (ADSC, ADSP)	<sup>t</sup> ADSS	2.5		3		3		3		ns	8, 10
Address Advance ( $\overline{ADV}$ )	<sup>t</sup> AAS	2.5		3		3		3		ns	8, 10
Byte Write Enables (WEH, WEL)	<sup>t</sup> WS	2.5		3		3		3		ns	8, 10
Data-in	<sup>t</sup> DS	2.5		3		3		3		ns	8, 10
Chip Enable ( $\overline{CE}$ )	<sup>t</sup> CES	2.5		3		3		3		ns	8, 10
Hold Times											
Address	<sup>t</sup> AH	0.5		0.5		0.5		0.5		ns	8, 10
Address Status ( $\overline{ADSC}$ , $\overline{ADSP}$ )	<sup>t</sup> ADSH	0.5		0.5		0.5		0.5		ns	8, 10
Address Advance ( $\overline{ADV}$ )	<sup>t</sup> AAH	0.5		0.5		0.5		0.5		ns	8, 10
Byte Write Enables ( $\overline{WEH}$ , $\overline{WEL}$ )	<sup>t</sup> WH	0.5		0.5		0.5		0.5		ns	8, 10
Data-in	<sup>t</sup> DH	0.5		0.5		0.5		0.5		ns	8, 10
Chip Enable ( $\overline{CE}$ )	<sup>t</sup> CEH	0.5		0.5		0.5		0.5		ns	8, 10

**NEW**  **3.3 VOLT SYNCHRONOUS SRAM**

**AC TEST CONDITIONS**

Input pulse levels .....	V <sub>SS</sub> to 3.0V
Input rise and fall times .....	1.5ns
Input timing reference levels .....	1.5V
Output reference levels .....	1.5V
Output load .....	See Figures 1 and 2




Fig. 1 OUTPUT LOAD EQUIVALENT





Fig. 2 OUTPUT LOAD EQUIVALENT

**NOTES**

- All voltages referenced to V<sub>SS</sub> (GND).
- Overshoot: V<sub>IH</sub> ≤ +6.0V for t ≤ t<sub>KC</sub> / 2.  
Undershoot: V<sub>IL</sub> ≥ -2.0V for t ≤ t<sub>KC</sub> / 2.  
Power-up: V<sub>IH</sub> ≤ +6.0V and V<sub>CC</sub> ≤ 3.1V for t ≤ 200msec.
- I<sub>CC</sub> is given with no output current. I<sub>CC</sub> increases with greater output loading and faster cycle times.
- This parameter is sampled.
- Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
- Output loading is specified with CL = 5pF as in Fig. 2. Transition is measured ±500mV from steady state voltage.
- At any given temperature and voltage condition, t<sub>KQHZ</sub> is less than t<sub>KQLZ</sub> and t<sub>OEHZ</sub> is less than t<sub>OELZ</sub>.
- A READ cycle is defined by byte write enables all HIGH or ADSP LOW for the required setup and hold times. A WRITE cycle is defined by at least one byte Write enable LOW and ADSP HIGH for the required setup and hold times.
- $\overline{OE}$  is a "don't care" when a byte write enable is sampled LOW.
- This is a synchronous device. All addresses must meet the specified setup and hold times for all rising edges of CLK when either ADSP or ADSC is LOW and chip enabled. All other synchronous inputs must meet the setup and hold times with stable logic levels for all rising edges of clock (CLK) when chip is enabled. Chip enable must be valid at each rising edge of CLK (when either ADSP or ADSC is LOW) to remain enabled.
- Micron does not warrant the functionality or reliability of any product in which the case temperature exceeds 110°C. Care should be taken to limit case temperature to acceptable levels.
- "Device Deselected" means device is in POWER-DOWN mode as defined in the truth table. "Device Selected" means device is active (not in POWER-DOWN mode).
- Typical values are measured at 3.3V, 25°C and 20ns cycle time.




# READ TIMING




**NEW** ■ **3.3 VOLT SYNCHRONOUS SRAM**

**NOTE:** 1. Q(A2) refers to output from address A2. Q(A2+1) refers to output from the next internal burst address following A2.

# WRITE TIMING



- NOTE:**
1. D(A2) refers to input to address A2. D(A2+1) refers to input to the next internal burst address following A2.
  2. OE must be HIGH before the input data setup and held HIGH throughout the the data hold time. This prevents input/output data contention for the time period prior to the byte write enable inputs being sampled.
  3. ADV must be HIGH to permit a WRITE to the loaded address.

**READ/WRITE TIMING**

**NEW** ■ **3.3 VOLT SYNCHRONOUS SRAM**

**NOTE:** 1. Q(A3) refers to output from address A3. Q(A3+1) refers to output from the next internal burst address following A3.

## APPLICATION EXAMPLE




Figure 3

**256K BYTE SECONDARY CACHE WITH PARITY AND BURST FOR 50 MHz 80486  
 USING TWO MT58LC64K18B2EJ-12 SYNCHRONOUS SRAMs**