

SRAM

128K x 8 SRAM

WITH SINGLE CHIP ENABLE, **REVOLUTIONARY PINOUT**

FEATURES

- · High speed: 12, 15, 20 and 25ns
- · Multiple center power and ground pins for greater noise immunity
- Easy memory expansion with $\overline{\text{CE}}$ and $\overline{\text{OE}}$ options
- Automatic CE power down
- · All inputs and outputs are TTL-compatible
- High-performance, low-power, CMOS double-metal
- Single $+5V \pm 10\%$ power supply
- Fast OE access times: 6, 8, 10 and 12ns

OPTIONS	MARKING		
Timing			
12ns access	-12		
15ns access	-15		
20ns access	-20		
25ns access	-25	DataSheet4	U.com
• 2V data retention (optional)	L		
• Temperature Commercial (0°C to +70°C)	None		
• Packages 32-pin SOJ (400 mil)	DJ		
• Part Number Example: MT50	C128K8A1DJ-25 I	Ĺ	

PIN ASSIGNMENT (Top View)

32-Pin SOJ (SD-5)

			`
A3 [1	32	□ A4
A2 [2	31	□ A5
A1 [3	30	□ A6
A0 [4	29	□ A7
CE [5	28] ŌE
DQ1	6	27	DQ8
DQ2	7	26	DQ7
Vcc [8	25	☐ Vss
Vss [9	24	☐ Vcc
DQ3	10	23	DQ6
DQ4	11	22	DQ5
WE [12	21	□ A8
A16	13	20	□ A9
A15 [14	19	☐ A10
A14 🗆	15	18	□ A11
A13 [16	17	A12

GENERAL DESCRIPTION

The MT5C128K8A1 is organized as a 131,072 x 8 SRAM using a four-transistor memory cell with a high-speed, lowpower CMOS process. Micron SRAMs are fabricated using double-layer metal, double-layer polysilicon technology.


This device offers multiple center power and ground pins for improved performance. For flexibility in high-speed memory applications, Micron offers chip enable (CE) and output enable (OE) with this organization. This enhancement DataSh can place the outputs in High-Z for additional flexibility in system design.

Writing to these devices is accomplished when write enable (WE) and CE inputs are both LOW. Reading is accomplished when \overline{WE} remains HIGH and \overline{CE} and \overline{OE} go LOW. The device offers a reduced power standby mode when disabled. This allows system designers to meet low standby power requirements.

All devices operate from a single +5V power supply and all inputs and outputs are fully TTL-compatible.



FUNCTIONAL BLOCK DIAGRAM



TRUTH TABLE

MODE	OE	CE	WE	DQ POWER HIGH-Z STANDBY	
STANDBY	Χ	Н	Х	HIGH-Z	STANDBY
READ L L H Q		ACTIVE			
NOT SELECTED	Н	L	Н	HIGH-Z	ACTIVE
WRITE	Х	L	L	D	ACTIVE

DataSheet4U.com



PIN DESCRIPTIONS

	SOJ PIN NUMBERS	SYMBOL	TYPE	DESCRIPTION
	4, 3, 2, 1, 32, 31, 30, 29, 21, 20, 19, 18, 17, 16, 15, 14, 13	A0-A16	Input	Address Inputs: These inputs determine which cell is addressed.
	12	WE	Input	Write Enable: This input determines if the cycle is a READ or WRITE cycle. WE is LOW for a WRITE cycle and HIGH for a READ cycle.
	5	CE	Input	Chip Enable: This active LOW input is used to enable the device. When $\overline{\text{CE}}$ is HIGH, the chip is disabled and automatically goes into standby power mode.
et4U.con	28	ŌĒ	Input	Output Enable: This active LOW input enables the output drivers.
	6, 7, 10, 11, 22, 23, 26, 27	DQ1-DQ8	Input/ Output	SRAM Data I/O: Data inputs and tristate data outputs.
	8, 24	Vcc	Supply	Power Supply: 5V ±10%
	9, 25	Vss	Supply	Ground: GND

DataSheet4U.com

www.DataSheet4U.com

DataSheet4U.com



ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc Supply Relative to Vs	s1V to +7V
Storage Temperature (plastic)	55°C to +150°C
Short Circuit Output Current	50mA
Voltage on Any Pin Relative to Vss	1V to Vcc +1V
Junction Temperature**	+150°C

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**Maximum junction temperature depends upon package type, cycle time, loading, ambient temperature and airflow. See technical note TN-05-14 for more information.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

 $(0^{\circ}C \le T_A \le 70^{\circ}C; Vcc = 5V \pm 10\%)$

DataShe

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		Vін	2.2	Vcc +1	V	1
Input Low (Logic 0) Voltage		VIL	-0.5	0.8	V	1, 2
Input Leakage Current	0V ≤ Vin ≤ Vcc	ILı	-5	5	μΑ	
Output Leakage Current	Output(s) disabled 0V ≤ Vouт ≤ Vcc	ILo	-5	5	μΑ	
Output High Voltage	Ioн = P4:0mAheet4U.	СОӀѴ҉он	2.4		V	1
Output Low Voltage	IoL = 8.0mA	Vol		0.4	V	1
Supply Voltage		Vcc	4.5	5.5	V	1

					M	AX			
DESCRIPTION	CONDITIONS	SYMBOL	TYP	-12	-15	-20	-25	UNITS	NOTES
Power Supply Current: Operating	$\overline{CE} \le V_{IL}$; $V_{CC} = MAX$ $f = MAX = 1/{}^{t}RC$ outputs open	Icc	200	330	280	230	200	mA	3, 14
Power Supply Current: Standby	CE ≥ ViH; Vcc = MAX f = MAX = 1/ ¹RC outputs open	ISB1	45	80	70	60	50	mA	14
	$\overline{CE} \ge Vcc -0.2V; Vcc = MAX$ $Vin \le Vss +0.2V \text{ or}$ $Vin \ge Vcc -0.2V; f = 0$	ISB2	0.75	5	5	5	7	mA	14

ataSheet4U.com



CAPACITANCE

DESCRIPTION	CONDITIONS	SYMBOL	MAX	UNITS	NOTES
Input Capacitance	T _A = 25°C; f = 1 MHz	Cı	5	pF	4
Output Capacitance	Vcc = 5V	Со	5	pF	4

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes 5, 15) (0°C \leq T_A \leq 70°C; Vcc = 5V \pm 10%)

				12		15	-2	20	-2	25		
.con	DESCRIPTION	SYM	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
.00	READ Cycle						•					L
j	READ cycle time	^t RC	12		15		20		25		ns	
Ţ	Address access time	^t AA		12		15		20		25	ns	
Ī	Chip Enable access time	tACE		12		15		20		25	ns	
Ī	Output hold from address change	tOH	4		4		4		4		ns	
Ţ	Chip Enable to output in Low-Z	tLZCE	4		5		5		5		ns	7
Ţ	Chip disable to output in High-Z	tHZCE		6		6		8		8	ns	6, 7
Ī	Chip Enable to power-up time	t _{PU}	0		0		0		0		ns	
Ī	Chip disable to power-down time	^t PD		12		15		20		25	ns	
Ī	Output Enable access time	tA OE at	aShe	et46U.	com	8		10		12	ns	
Ī	Output Enable to output in Low-Z	^t LZOE	0		0		0		0		ns	
J	Output disable to output in High-Z	tHZOE		6		6		8		8	ns	6
Ī	WRITE Cycle						•					•
Ī	WRITE cycle time	tWC	12		15		20		25		ns	
J	Chip Enable to end of write	tCW	10		12		13		15		ns	
Ī	Address valid to end of write	^t AW	9		10		12		14		ns	
Ţ	Address setup time	tAS	0		0		0		0		ns	
Ī	Address hold from end of write	^t AH	0		0		0		0		ns	
Ī	WRITE pulse width	tWP1	9		10		12		14		ns	
Ī	WRITE pulse width	tWP2	9		10		12		14		ns	
Ī	Data setup time	tDS	6		8		10		10		ns	
Ī	Data hold time	^t DH	0		0		0		0		ns	
Ī	Write disable to output in Low-Z	tLZWE	3		3		3		3		ns	7
Ţ	Write Enable to output in High-Z	tHZWE		6		6		8		8	ns	6, 7

DataSheet4U.com





REVOLUTIONARY PINOUT 128K x 8 SRAM

AC TEST CONDITIONS

Input pulse levels	
Input rise and fall times	
Input timing reference levels 1.5V	
Output reference levels 1.5V	
Output load See Figures 1 and 2	





Fig. 1 OUTPUT LOAD **EQUIVALENT**



DataShe

Fig. 2 OUTPUT LOAD **EQUIVALENT**

- 1. All voltages referenced to Vss (GND).
- 2. -3V for pulse width $< {}^{t}RC/2$.
- 3. Icc is dependent on output loading and cycle rates. The specified value applies with the outputs unloaded and $f = \frac{1}{t_{RC} \text{ (MIN)}}$
- 4. This parameter is sampled.
- Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
- 6. ${}^{t}HZCE$, ${}^{t}HZOE$ and ${}^{t}HZWE$ are specified with C_{L} = 5pF as in Fig. 2. Transition is measured ±500mV from steady state voltage.
- 7. At any given temperature and voltage condition, ^tHZCE is less than ^tLZCE, and ^tHZWE is less than tLZWE.

- 8. WE is HIGH for READ cycle.
- DataSheet49. Device is continuously selected. Chip enable and output enables are held in their active state.
 - 10. Address valid prior to, or coincident with, latest occurring chip enable.
 - 11. ^tRC = Read Cycle Time.
 - 12. Chip enable and write enable can initiate and terminate a WRITE cycle.
 - 13. Typical currents are measured at 25°C.
 - 14. Typical values are measured at 25°C, 5V and 15ns cycle time.
 - 15. Contact Micron for extended temperature (IT/AT/ XT) timing and current specifications; they may differ from the commercial temperature range specifications shown in this data sheet.

DATA RETENTION ELECTRICAL CHARACTERISTICS (L version only)


DESCRIPTION	CONDITION	S	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Vcc for Retention Data			Vdr	2			V	
Data Retention Current	<u>CE</u> ≥ (Vcc -0.2V) V _{IN} ≥ (Vcc -0.2V)	Vcc = 2V	ICCDR		70	300	μА	13
	or ≤ 0.2V	Vcc = 3V	ICCDR		175	500	μА	13
Chip Deselect to Data Retention Time			^t CDR	0			ns	4
Operation Recovery Time			^t R	^t RC			ns www.Da	ataSheet4

et4U.com




MT5C128K8A1 REVOLUTIONARY PINOUT 128K x 8 SRAM


LOW Vcc DATA RETENTION WAVEFORM



READ CYCLE NO. 18,9



READ CYCLE NO. 27, 8, 10




DataSheet4U.com

DON'T CARE www.DataSheet4U.com


UNDEFINED



WRITE CYCLE NO. 1 12 (Chip Enable Controlled)



DataSheet4U.com WRITE CYCLE NO. 2 12 (Write Enable Controlled)



DON'T CARE

WWW.DataSheet4U.com

DataShe

DataSheet4U.com

NOTE: Output enable (\overline{OE}) is inactive (HIGH).


et4U.com



MT5C128K8A1 REVOLUTIONARY PINOUT 128K x 8 SRAM

WRITE CYCLE NO. 3 7, 12

(Write Enable Controlled)



DataSheet4U.com

NOTE: Output enable (\overline{OE}) is active (LOW).

www.DataSheet4U.com

W UNDEFINED



DataSheet4U.com

DataSheet4U.com

www.DataSheet4U.com

Micron Semiconductor, Inc., reserves the right to change products or specifications without notice. ©1994, Micron Semiconductor, Inc.