

SRAM

128K x 8 SRAM

WITH SINGLE CHIP ENABLE,
REVOLUTIONARY PINOUT

5V ASYNCHRONOUS SRAM

FEATURES

- High speed: 12, 15, 20 and 25ns
- Multiple center power and ground pins for greater noise immunity
- Easy memory expansion with \overline{CE} and \overline{OE} options
- Automatic \overline{CE} power down
- All inputs and outputs are TTL-compatible
- High-performance, low-power, CMOS double-metal process
- Single +5V $\pm 10\%$ power supply
- Fast \overline{OE} access times: 6, 8, 10 and 12ns

OPTIONS

- Timing

12ns access	-12
15ns access	-15
20ns access	-20
25ns access	-25
- 2V data retention (optional) L
- Temperature


Commercial (0°C to +70°C)	None
---------------------------	------
- Packages

32-pin SOJ (400 mil)	DJ
----------------------	----
- Part Number Example: MT5C128K8A1DJ-25 L

MARKING

PIN ASSIGNMENT (Top View)

32-Pin SOJ (SD-5)




GENERAL DESCRIPTION

The MT5C128K8A1 is organized as a 131,072 x 8 SRAM using a four-transistor memory cell with a high-speed, low-power CMOS process. Micron SRAMs are fabricated using double-layer metal, double-layer polysilicon technology.

This device offers multiple center power and ground pins for improved performance. For flexibility in high-speed memory applications, Micron offers chip enable (\overline{CE}) and output enable (\overline{OE}) with this organization. This enhancement can place the outputs in High-Z for additional flexibility in system design.

Writing to these devices is accomplished when write enable (\overline{WE}) and \overline{CE} inputs are both LOW. Reading is accomplished when \overline{WE} remains HIGH and \overline{CE} and \overline{OE} go LOW. The device offers a reduced power standby mode when disabled. This allows system designers to meet low standby power requirements.

All devices operate from a single +5V power supply and all inputs and outputs are fully TTL-compatible.

FUNCTIONAL BLOCK DIAGRAM

TRUTH TABLE

MODE	\overline{OE}	\overline{CE}	\overline{WE}	DQ	POWER
STANDBY	X	H	X	HIGH-Z	STANDBY
READ	L	L	H	Q	ACTIVE
NOT SELECTED	H	L	H	HIGH-Z	ACTIVE
WRITE	X	L	L	D	ACTIVE

PIN DESCRIPTIONS

SOJ PIN NUMBERS	SYMBOL	TYPE	DESCRIPTION
4, 3, 2, 1, 32, 31, 30, 29, 21, 20, 19, 18, 17, 16, 15, 14, 13	A0-A16	Input	Address Inputs: These inputs determine which cell is addressed.
12	\overline{WE}	Input	Write Enable: This input determines if the cycle is a READ or WRITE cycle. WE is LOW for a WRITE cycle and HIGH for a READ cycle.
5	\overline{CE}	Input	Chip Enable: This active LOW input is used to enable the device. When \overline{CE} is HIGH, the chip is disabled and automatically goes into standby power mode.
28	\overline{OE}	Input	Output Enable: This active LOW input enables the output drivers.
6, 7, 10, 11, 22, 23, 26, 27	DQ1-DQ8	Input/ Output	SRAM Data I/O: Data inputs and tristate data outputs.
8, 24	V _{cc}	Supply	Power Supply: 5V ±10%
9, 25	V _{ss}	Supply	Ground: GND

DataSheet4U.com

5V ASYNCHRONOUS SRAM

ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc Supply Relative to Vss	-1V to +7V
Storage Temperature (plastic)	-55°C to +150°C
Short Circuit Output Current	50mA
Voltage on Any Pin Relative to Vss	-1V to Vcc +1V
Junction Temperature**	+150°C

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**Maximum junction temperature depends upon package type, cycle time, loading, ambient temperature and airflow. See technical note TN-05-14 for more information.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(0°C ≤ T_A ≤ 70°C; V_{CC} = 5V ±10%)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		V _{IH}	2.2	V _{CC} +1	V	1
Input Low (Logic 0) Voltage		V _{IL}	-0.5	0.8	V	1, 2
Input Leakage Current	0V ≤ V _{IN} ≤ V _{CC}	I _{LI}	-5	5	μA	
Output Leakage Current	Output(s) disabled 0V ≤ V _{OUT} ≤ V _{CC}	I _{LO}	-5	5	μA	
Output High Voltage	I _{OH} = -4.0mA	V _{OH}	2.4		V	1
Output Low Voltage	I _{OL} = 8.0mA	V _{OL}		0.4	V	1
Supply Voltage		V _{CC}	4.5	5.5	V	1

DESCRIPTION	CONDITIONS	SYMBOL	TYP	MAX				UNITS	NOTES
				-12	-15	-20	-25		
Power Supply Current: Operating	$\overline{CE} \leq V_{IL}$; V _{CC} = MAX f = MAX = 1/4RC outputs open	I _{CC}	200	330	280	230	200	mA	3, 14
Power Supply Current: Standby	$\overline{CE} \geq V_{IH}$; V _{CC} = MAX f = MAX = 1/4RC outputs open	I _{SB1}	45	80	70	60	50	mA	14
	$\overline{CE} \geq V_{CC} - 0.2V$; V _{CC} = MAX V _{IN} ≤ V _{SS} + 0.2V or V _{IN} ≥ V _{CC} - 0.2V; f = 0	I _{SB2}	0.75	5	5	5	7	mA	14

CAPACITANCE

DESCRIPTION	CONDITIONS	SYMBOL	MAX	UNITS	NOTES
Input Capacitance	$T_A = 25^\circ\text{C}; f = 1\text{ MHz}$ $V_{CC} = 5\text{V}$	C_i	5	pF	4
Output Capacitance		C_o	5	pF	4

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

 (Notes 5, 15) ($0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$; $V_{CC} = 5\text{V} \pm 10\%$)

DESCRIPTION	SYM	-12		-15		-20		-25		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
READ Cycle											
READ cycle time	t_{RC}	12		15		20		25		ns	
Address access time	t_{AA}		12		15		20		25	ns	
Chip Enable access time	t_{ACE}		12		15		20		25	ns	
Output hold from address change	t_{OH}	4		4		4		4		ns	
Chip Enable to output in Low-Z	t_{LZCE}	4		5		5		5		ns	7
Chip disable to output in High-Z	t_{HZCE}		6		6		8		8	ns	6, 7
Chip Enable to power-up time	t_{PU}	0		0		0		0		ns	
Chip disable to power-down time	t_{PD}		12		15		20		25	ns	
Output Enable access time	t_{AOE}		6		8		10		12	ns	
Output Enable to output in Low-Z	t_{LZOE}	0		0		0		0		ns	
Output disable to output in High-Z	t_{HZOE}		6		6		8		8	ns	6
WRITE Cycle											
WRITE cycle time	t_{WC}	12		15		20		25		ns	
Chip Enable to end of write	t_{CW}	10		12		13		15		ns	
Address valid to end of write	t_{AW}	9		10		12		14		ns	
Address setup time	t_{AS}	0		0		0		0		ns	
Address hold from end of write	t_{AH}	0		0		0		0		ns	
WRITE pulse width	t_{WP1}	9		10		12		14		ns	
WRITE pulse width	t_{WP2}	9		10		12		14		ns	
Data setup time	t_{DS}	6		8		10		10		ns	
Data hold time	t_{DH}	0		0		0		0		ns	
Write disable to output in Low-Z	t_{LZWE}	3		3		3		3		ns	7
Write Enable to output in High-Z	t_{HZWE}		6		6		8		8	ns	6, 7

AC TEST CONDITIONS

Input pulse levels	V _{ss} to 3.0V
Input rise and fall times	3ns
Input timing reference levels	1.5V
Output reference levels	1.5V
Output load	See Figures 1 and 2




Fig. 1 OUTPUT LOAD EQUIVALENT




Fig. 2 OUTPUT LOAD EQUIVALENT


NOTES

- All voltages referenced to V_{ss} (GND).
- 3V for pulse width < ^tRC/2.
- I_{cc} is dependent on output loading and cycle rates. The specified value applies with the outputs unloaded and $f = \frac{1}{{}^t\text{RC (MIN)}} \text{ Hz}$.
- This parameter is sampled.
- Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
- ^tHZCE, ^tHZOE and ^tHZWE are specified with C_L = 5pF as in Fig. 2. Transition is measured ±500mV from steady state voltage.
- At any given temperature and voltage condition, ^tHZCE is less than ^tLZCE, and ^tHZWE is less than ^tLZWE.
- $\overline{\text{WE}}$ is HIGH for READ cycle.
- Device is continuously selected. Chip enable and output enables are held in their active state.
- Address valid prior to, or coincident with, latest occurring chip enable.
- ^tRC = Read Cycle Time.
- Chip enable and write enable can initiate and terminate a WRITE cycle.
- Typical currents are measured at 25°C.
- Typical values are measured at 25°C, 5V and 15ns cycle time.
- Contact Micron for extended temperature (IT/AT/XT) timing and current specifications; they may differ from the commercial temperature range specifications shown in this data sheet.


DATA RETENTION ELECTRICAL CHARACTERISTICS (L version only)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
V _{cc} for Retention Data		V _{DR}	2			V	
Data Retention Current	$\overline{\text{CE}} \geq (V_{\text{CC}} - 0.2\text{V})$ $V_{\text{IN}} \geq (V_{\text{CC}} - 0.2\text{V})$ or $\leq 0.2\text{V}$	V _{CC} = 2V	I _{CCDR}	70	300	μA	13
		V _{CC} = 3V	I _{CCDR}	175	500	μA	13
Chip Deselect to Data Retention Time		^t CDR	0			ns	4
Operation Recovery Time		^t R	^t RC			ns	4, 11


LOW V_{CC} DATA RETENTION WAVEFORM





READ CYCLE NO. 1 8, 9




READ CYCLE NO. 2 7, 8, 10




 DON'T CARE
 UNDEFINED

WRITE CYCLE NO. 1¹²
(Chip Enable Controlled)



WRITE CYCLE NO. 2¹²
(Write Enable Controlled)




 DON'T CARE

 UNDEFINED

NOTE: Output enable (\overline{OE}) is inactive (HIGH).

WRITE CYCLE NO. 3 ^{7, 12}
(Write Enable Controlled)



et4U.com

Data Sheet

DataSheet4U.com

NOTE: Output enable (\overline{OE}) is active (LOW).



MT5C128K8A1
REVOLUTIONARY PINOUT 128K x 8 SRAM

5V ASYNCHRONOUS SRAM

DataSheet4U.com