

SRAM

256K x 1 SRAM

FEATURES

OPTIONS

- High speed: 10, 12, 15, 20, 25 and 35ns
- High-performance, low-power, CMOS double-metal process

MARKING

- Single +5V ±10% power supply
- Easy memory expansion with $\overline{\text{CE}}$ option
- All inputs and outputs are TTL-compatible

Timing	
10ns access	-10
12ns access	-12
15ns access	-15
20ns access	-20
25ns access	-25
35ns access	-35
Packages Plastic DIP (300 mil) Plastic SOJ (300 mil)	None DJ
 2V data retention Low power	L P
Temperature	
Commercial (0°C to +70°C)	None
Industrial (-40°C to +85°C)	IT
Automotive (-40°C to +125°C)	AT
Extended $(-55^{\circ}\text{C to } +125^{\circ}\text{C})$	XT

Part Number Example: MT5C2561DJ-15 P

GENERAL DESCRIPTION

ity of specific part number combinations.

The MT5C2561 is organized as a 262,144 x 1 SRAM using a four-transistor memory cell with a high-speed, low-power CMOS process. Micron SRAMs are fabricated using double-layer metal, double-layer polysilicon technology.

NOTE: Not all combinations of operating temperature, speed, data retention and low power are necessarily available. Please contact the factory for availabil-

For flexibility in high-speed memory applications, Micron offers chip enable (\overline{CE}) with all organizations. This enhancement can place the outputs in High-Z for additional flexibility in system design. The x1 configuration features separate data input and output.

Writing to these devices is accomplished when write enable (\overline{WE}) and \overline{CE} inputs are both LOW. Reading is accomplished when \overline{WE} remains HIGH and \overline{CE} goes LOW.

PIN ASSIGNMENT (Top View)

24-Pin DIP (SA-3)

1	24] Vo
2	23 A1
3	22 A1
4	21 A1
5	20 A1
6	19 A1
7	18 A1
8	17 A1
9	16 A1
10	15 A9
11	14] D
12	13 CE
	2 3 4 5 6 7 8 9 10

24-Pin SOJ (SD-1)

A0 [1	24	b vc
A1 [2	23	A17
A2 [3	22	A10
A3 [4	21	A1
A4 [5	20	A14
A5 [6	19	A1:
A6 [7	18	D A12
A7 [8	17	A1
A8 [9	16	D A10
Q		15	A9
WE C	11	14	ÞБ
Vss [12	- 13	CE


The device offers a reduced power standby mode when disabled. This allows system designers to meet low standby power requirements.

The "P" version provides a reduction in both operating current (Icc) and TTL standby current (Isb1). The latter is achieved through the use of gated inputs on the \overline{WE} and address lines, which also facilitates the design of battery backed systems. That is, the gated inputs simplify the design effort and circuitry required to protect against inadvertent battery current drain during power-down, when inputs may be at undefined levels.

All devices operate from a single +5V power supply and all inputs and outputs are fully TTL-compatible.



FUNCTIONAL BLOCK DIAGRAM



TRUTH TABLE

MODE	CE	WE	INPUT	OUTPUT	POWER
STANDBY	Н	Х	DON'T CARE	HIGH-Z	STANDBY
READ	L	Н	DON'T CARE	Q	ACTIVE
WRITE	L	L	DATA-IN	HIGH-Z	ACTIVE



ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc Supply Relative to Vss-1V to +7V Storage Temperature (plastic)-55°C to +150°C Power Dissipation1W Short Circuit Output Current50mA Voltage on Any Pin Relative to Vss-1V to Vcc +1V

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indidevice at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

| MENDED DC OPERATING CONDITIONS | SYMBOL | MIN | MAX | UNITS | NOTES | VIH | 2.2 | Vcc +1 | V | 1 | VIH | 2.2 | Vcc +1 | V | 1 | VIH | 2.2 | Vcc +1 | V | 1 | VIH | 2.2 | Vcc +1 | V | 1 | VIH | VIH | 2.2 | Vcc +1 | V | 1 | VIH |

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS $(0^{\circ}C \le T_{A} \le 70^{\circ}C; Vcc = 5V \pm 10\%)$

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		ViH	2.2	Vcc +1	٧	1 :
Input Low (Logic 0) Voltage		VIL	-0.5	0.8	V	1, 2
Input Leakage Current	$0V \le V$ IN $\le V$ CC	ILı	-5	5	μΑ	
Output Leakage Current	Output(s) disabled 0V ≤ Vouт ≤ Vcc	ILo	-5	5	μΑ	
Output High Voltage	Iон = -4.0mA	Vон	2.4		V	1
Output Low Voltage	IoL = 8.0mA	Vol		0.4	V	1
Supply Voltage		Vcc	4.5	5.5	V	1

		An i				M	ΑX				
DESCRIPTION	CONDITIONS	SYMBOL	TYP	-10**	-12**	-15	-20	-25	-35	UNITS	NOTES
Power Supply Current: Operating	CE ≤ ViL; Vcc = MAX f = MAX = 1/ ¹RC outputs open	Icc	103	190	170	150	130	125	120	mA	3, 13
	P version	lcc	96	-	-	135	125	120	115	mA	3, 13
Power Supply Current: Standby	CE ≥ ViH; Vcc = MAX f = MAX = 1/ ¹RC outputs open	I SB1	24	55	50	45	40	35	35	mA	13
	P version	ISB1	1.4	-	-	4	4	4	4	mA	13
	CE ≥ Vcc -0.2V; Vcc = MAX VIN ≤ Vss +0.2V or VIN ≥ Vcc -0.2V; f = 0	ISB2	0.6	5	5	5	5	5	7	mA	13
	P version	ISB2	0.4	-	-	3	3	3	3	mA	13

^{**}P version not available with this speed.

CAPACITANCE

DESCRIPTION	CONDITIONS	SYMBOL	MAX	UNITS	NOTES
Input Capacitance	T _A = 25°C; f = 1 MHz	Cı	6	pF	4
Output Capacitance	Vcc = 5V	Co	6	pF	4



ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Note 5) (0°C \leq T_A \leq 70°C; Vcc = 5V \pm 10%)

			10	-1	12	-1	15	-2	20	-2	25	-3	35		
DESCRIPTION	SYM	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
READ Cycle													L	:	
READ cycle time	†RC	10		12		15		20		25		35		ns	
Address access time	^t AA		10		12		15		20		25		35	ns	
Chip Enable access time	†ACE		10		12	3	15		20		25		35	ns	
Output hold from address change	tOH	3		3		3		3		3	٠.	3		ns	
Chip Enable to output in Low-Z	^t LZCE	. 3		3		3		3		3		3		ns	7
Chip disable to output in High-Z	†HZCE		5		6		8		9		9		15	ns	6, 7
Chip Enable to power-up time	^t PU	0		0		0		0		0		0		ns	
Chip disable to power-down time	^t PD		10		12		15		20		25		35	ns	
WRITE Cycle															
WRITE cycle time	tWC	10		12		15		20		25		35		ns	
Chip Enable to end of write	tCW	7		8		10		12		15		20		ns	
Address valid to end of write	t _{AW}	7		8		10		12		15		20		ns	
Address setup time	†AS	0		0		0		0		0		0		ns	
Address hold from end of write	^t AH	1		1		1		1		1		1		ns	
WRITE pulse width	tWP	7		8		10		12		15		20		ns	
Data setup time	†DS	6		7		7		10		10		15		ns	
Data hold time	^t DH	0		0		0		0		0		0		ns	
Write disable to output in Low-Z	tLZWE	2		2		2		2		2		2		ns	7
Write Enable to output in High-Z	^t HZWE		5		6		7		8		10		12	ns	6, 7

^{*}Preliminary



INDUSTRIAL TEMPERATURE SPECIFICATIONS (IT)

The following specifications are to be used for Industrial Temperature (IT) MT5C2561 SRAMs. (-40°C \leq T_{Δ} \leq 85°C)

						MAX				
DESCRIPTION	CONDITIONS	SYM	-10	-12	-15	-20	-25	-35	UNITS	NOTES
Power Supply Current: Operating	CE ≤ ViL; Vcc = MAX f = MAX = 1/ tRC outputs open	Icc	200	180	155	140	135	135	mA	3, 13
Power Supply Current: Standby	CE ≥ Viн; Vcc = MAX f = MAX = 1/ tRC outputs open	ISB1	65	60	50	45	40	40	mA	13
	$\overline{\text{CE}} \ge \text{Vcc}$ -0.2V; $\text{Vcc} = \text{MAX}$ $\text{Vin} \le \text{Vss}$ +0.2V or $\text{Vin} \ge \text{Vcc}$ -0.2V; $\text{f} = \text{0}$	ISB2	6	6	6	6	6	7	mA	13

DATA RETENTION ELECTRICAL CHARACTERISTICS (L and LP versions only)

DESCRIPTION	CONDIT	IONS	SYMBOL	MAX	UNITS	NOTES
Data Retention Current	<u>CE</u> ≥ (Vcc -0.2V) V _{IN} ≥ (Vcc -0.2V)	Vcc = 2V	ICCDR	400	μΑ	
	or ≤ 0.2V	Vcc = 3V	ICCDR	600	μА	, e e d
Data Retention Current	<u>CE</u> ≥ (Vcc -0.2V)	Vcc = 2V	ICCDR	400	μА	
LP version		Vcc = 3V	ICCDR	600	μΑ	

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

Refer to commercial temperature timing parameters for specifications not listed here. (Notes 5, 13) (-40°C \leq T $_A \leq$ 85°C)

DESCRIPTION		-1	2	-1	15	-2	20	-	25	-	35		
DESCRIPTION	SYM	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
READ Cycle			2.7			1 140							
Output hold from address change	tOH	2		2	7.4.	2		2		2		ns	
Chip Enable to output in Low-Z	tLZCE	2		2		2		2		2		ns	7



The following specifications are to be used for Automotive Temperature (AT) and Extended Temperature (XT) MT5C2561 SRAMs.

BAAV

 $(-40^{\circ}C \le T_{A} \le 125^{\circ}C - AT) (-55^{\circ}C \le T_{A} \le 125^{\circ}C - XT)$

					MAX				
DESCRIPTION	CONDITIONS	SYMBOL	-12	-15	-20	-25	-35	UNITS	NOTES
Power Supply Current: Operating	CE ≤ Vit; Vcc = MAX f = MAX = 1/ tRC outputs open	Icc	180	155	140	135	135	mA	3, 13
Power Supply Current: Standby	CE ≥ VIH; Vcc = MAX f = MAX = 1/ tRC outputs open	IsB1	60	50	45	40	40	mA	13
	CE ≥ Vcc -0.2V; Vcc = MAX VIN ≤ Vss +0.2V or VIN ≥ Vcc -0.2V; f = 0	ISB2	7	7	7	7	7	mA	13

DATA RETENTION ELECTRICAL CHARACTERISTICS (L and LP versions only)

DESCRIPTION	CONDI	SYMBOL	MAX	UNITS	NOTES	
Data Retention Current	<u>CE</u> ≥ (Vcc -0.2V) Vin ≥ (Vcc -0.2V)	Vcc = 2V	ICCDR	500	μА	
	or ≤ 0.2V	Vcc = 3V	ICCDR	800	μА	
Data Retention Current	<u>CE</u> ≥ (Vcc -0.2V)	Vcc = 2V	ICCDR	500	μΑ	
LP version		Vcc = 3V	ICCDR	800	μΑ	

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

Refer to commercial temperature timing parameters for specifications not listed here. (Notes 5, 13) (-40°C \leq T_A \leq 125°C; -55°C \leq T_A \leq 125°C; Vcc = 5V \pm 10%)

DESCRIPTION		-1	2	-15		-20		-25		-35			
DESCRIPTION	SYM	MIN	MAX	UNITS	NOTES								
READ Cycle													
Output hold from address change	tOH	2		2		2		2		2		ns	
Chip Enable to output in Low-Z	tLZCE	2		2		2		2		2		ns	7



AC TEST CONDITIONS

Input pulse levels	Vss to 3.0V
Input rise and fall times.	3ns
Input timing reference le	vels1.5V
Output reference levels.	1.5V
Output load	See Figures 1 and 2






Fig. 1 OUTPUT LOAD EQUIVALENT

Fig. 2 OUTPUT LOAD EQUIVALENT

NOTES

- 1. All voltages referenced to Vss (GND).
- 2. -3V for pulse width < tRC/2.
- 3. Icc is dependent on output loading and cycle rates.
- 4. This parameter is sampled.
- 5. Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
- tHZCE and tHZWE are specified with CL = 5pF as in Fig. 2. Transition is measured ±500mV from steady state voltage.
- At any given temperature and voltage condition, ^tHZCE is less than ^tLZCE, and ^tHZWE is less than ^tLZWE.


- 8. WE is HIGH for READ cycle.
- 9. Device is continuously selected. All chip enables are held in their active state.
- 10. Address valid prior to, or coincident with, latest occurring chip enable.
- 11. tRC = Read Cycle Time.
- 12. Chip enable and write enable can initiate and terminate a WRITE cycle.
- 13. Typical values are measured at 5V, 25°C and 15ns cycle time.
- 14. Typical currents are measured at 25°C.

DATA RETENTION ELECTRICAL CHARACTERISTICS (L and LP versions only)


DESCRIPTION	CONDITIONS		SYMBOL	MIN	TYP	MAX	UNITS	NOTES	
Vcc for Retention Data			VDR	2			V		
Data Retention Current L version	<u>CE</u> ≥ (Vcc -0.2V) V _{IN} ≥ (Vcc -0.2V)	Vcc = 2V	ICCDR		175	300	μА	14	
L version	or ≤ 0.2V	Vcc = 3V	ICCDR		250	500	μА	14	
Data Retention Current LP version	<u>CE</u> ≥ (Vcc -0.2V)	Vcc = 2V	ICCDR		175	300	μΑ	14	
LP Version		Vcc = 3V	ICCDR		250	500	μΑ	14	
Chip Deselect to Data Retention Time			^t CDR	0	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		ns	4	
Operation Recovery Time			^t R	^t RC			ns	4, 11	




LOW Vcc DATA RETENTION WAVEFORM



READ CYCLE NO. 18,9




READ CYCLE NO. 27,8,10





WRITE CYCLE NO. 1 12 (Chip Enable Controlled)



WRITE CYCLE NO. 2 7, 12 (Write Enable Controlled)

