

# SRAM

# **64K x 4 SRAM**

#### **FEATURES**

Extended

- High speed: 10, 12, 15, 20, 25 and 35ns
- High-performance, low-power, CMOS double-metal process
- Single +5V ±10% power supply
- Easy memory expansion with \(\overline{CE}\) option
- All inputs and outputs are TTL-compatible

| OPTIONS                               | MARKING |
|---------------------------------------|---------|
| Timing                                |         |
| 10ns access                           | -10     |
| 12ns access                           | -12     |
| 15ns access                           | -15     |
| 20ns access                           | -20     |
| 25ns access                           | -25     |
| 35ns access                           | -35     |
| Packages                              |         |
| Plastic DIP (300 mil)                 | None    |
| Plastic SOJ (300 mil)                 | DJ      |
|                                       |         |
| <ul> <li>2V data retention</li> </ul> | L       |
| Low power                             | P       |
| Temperature                           |         |
| Commercial (0°C to +70°C)             | None    |
| Industrial (-40°C to +85°C)           | IT      |
| Automotive (-40°C to +125°C           |         |

(-55°C to +125°C) Part Number Example: MT5C2564DJ-35 L

NOTE: Not all combinations of operating temperature, speed, data retention and low power are necessarily available. Please contact the factory for availability of specific part number combinations.

XT

#### **GENERAL DESCRIPTION**

The MT5C2564 is organized as a 65,536 x 4 SRAM using a four-transistor memory cell with a high-speed, low-power CMOS process. Micron SRAMs are fabricated using doublelayer metal, double-layer polysilicon technology.

For flexibility in high-speed memory applications, Micron offers chip enable  $(\overline{CE})$  with all organizations. This enhancement can place the outputs in High-Z for additional flexibility in system design.

| PIN ASSIGNN  | IENT (Top View)             |
|--|-----------------------------|
| <b>24-Pin DIP</b><br>(SA-3)                        | <b>24-Pin SOJ</b><br>(SD-1) |
| A0 [ 1   | A0                          |
| A9 [ 10 15 ] DQ2 CE [ 11 14 ] DQ1 Vss [ 12 13 ] WE |                             |
|  |                             |


Writing to these devices is accomplished when write enable  $(\overline{WE})$  and  $\overline{CE}$  inputs are both LOW. Reading is accomplished when  $\overline{WE}$  remains HIGH and  $\overline{CE}$  goes LOW. The device offers a reduced power standby mode when disabled. This allows system designers to meet low standby power requirements.

The "P" version provides a reduction in both operating current (ICC) and TTL standby current (ISB1). The latter is achieved through the use of gated inputs on the  $\overline{\text{WE}}$  and address lines, which also facilitates the design of battery backed systems. That is, the gated inputs simplify the design effort and circuitry required to protect against inadvertent battery current drain during power-down, when inputs may be at undefined levels.

All devices operate from a single +5V power supply and all inputs and outputs are fully TTL-compatible.



# **FUNCTIONAL BLOCK DIAGRAM**



#### **TRUTH TABLE**

| MODE    | CE | WE | DQ     | POWER   |
|---------|----|----|--------|---------|
| STANDBY | Н  | Х  | HIGH-Z | STANDBY |
| READ    | L  | Н  | Q      | ACTIVE  |
| WRITE   | L  | L  | D      | ACTIVE  |



### **ABSOLUTE MAXIMUM RATINGS\***

| Voltage on Vcc Supply Relative to Vss | 1V to +7V      |
|---------------------------------------|----------------|
| Storage Temperature (plastic)         | 55°C to +150°C |
| Power Dissipation                     | 1W             |
| Short Circuit Output Current          | 50mA           |
| Voltage on Any Pin Relative to Vss    | 1V to Vcc +1V  |

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

# **ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS**

 $(0^{\circ}C \le T_{A} \le 70^{\circ}C; Vcc = 5V \pm 10\%)$ 

| DESCRIPTION                  | CONDITIONS                                     | SYMBOL | MIN  | MAX   | UNITS | NOTES |
|------------------------------|--|--------|------|-------|-------|-------|
| Input High (Logic 1) Voltage |  | ViH    | 2.2  | Vcc+1 | V     | 1     |
| Input Low (Logic 0) Voltage  |  | VIL    | -0.5 | 0.8   | V     | 1, 2  |
| Input Leakage Current        | 0V ≤ Vin ≤ Vcc                                 | ILı    | -5   | 5     | μΑ    |       |
| Output Leakage Current       | Output(s) disabled $0V \le V_{OUT} \le V_{CC}$ | ILo    | -5   | 5     | μА    |       |
| Output High Voltage          | Iон = -4.0mA                                   | Vон    | 2.4  |       | V     | 1     |
| Output Low Voltage           | IoL = 8.0mA                                    | Vol    |      | 0.4   | V     | 1     |
| Supply Voltage               |  | Vcc    | 4.5  | 5.5   | V     | 1     |

|                                    |  |                   |     |       |       | M   | AX  |     |     |       |       |
|------------------------------------|--|-------------------|-----|-------|-------|-----|-----|-----|-----|-------|-------|
| DESCRIPTION                        | CONDITIONS   | SYMBOL            | TYP | -10** | -12** | -15 | -20 | -25 | -35 | UNITS | NOTES |
| Power Supply<br>Current: Operating | CE ≤ VIL; Vcc = MAX<br>f = MAX = 1/ tRC<br>outputs open  | Icc               | 103 | 190   | 170   | 150 | 130 | 125 | 120 | mA    | 3, 13 |
|                                    | P version  | Icc               | 96  | -     | -     | 135 | 125 | 120 | 115 | mA    | 3, 13 |
| Power Supply<br>Current: Standby   | CE ≥ Viн; Vcc = MAX<br>f = MAX = 1/ tRC<br>outputs open  | ISB1              | 24  | 55    | 50    | 45  | 40  | 35  | 35  | mA    | 13    |
|                                    | P version  | Is <sub>B</sub> 1 | 1.4 |       | -     | 4   | 4   | 4   | 4   | mA    | 13    |
|                                    | $\overline{CE} \ge Vcc -0.2V; Vcc = MAX$ $ViN \le Vss +0.2V \text{ or}$ $ViN \ge Vcc -0.2V; f = 0$ | IsB2              | 0.6 | 5     | 5     | 5   | 5   | 5   | 7   | mA    | 13    |
|                                    | P version  | IsB2              | 0.4 | -     | -     | 3   | 3   | 3   | 3   | mA    | 13    |

<sup>\*\*</sup>P version not available with this speed.

#### **CAPACITANCE**

| DESCRIPTION        | CONDITIONS                       | SYMBOL | MAX | UNITS | NOTES |
|--------------------|----------------------------------|--------|-----|-------|-------|
| Input Capacitance  | T <sub>A</sub> = 25°C; f = 1 MHz | Cı     | 6   | pF    | 4     |
| Output Capacitance | Vcc = 5V                         | Со     | 6   | pF    | 4     |



# **ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS**

(Note 5) (0°C  $\leq$  T<sub>A</sub>  $\leq$  70°C; Vcc = 5V  $\pm$ 10%)

| DESCRIPTION                      |                   |     | 10  |     | 12  |     | 15  | -2  | 20  | -2  | 25  | -:  | 35  |       |       |
|----------------------------------|-------------------|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-------|-------|
| DESCRIPTION                      | SYM               | MIN | MAX | UNITS | NOTES |
| READ Cycle                       | •                 | ·   |     |     |     |     |     |     |     |     |     |     |     |       |       |
| READ cycle time                  | tRC               | 10  |     | 12  |     | 15  |     | 20  |     | 25  |     | 35  |     | ns    |       |
| Address access time              | <sup>t</sup> AA   |     | 10  |     | 12  |     | 15  |     | 20  |     | 25  |     | 35  | ns    |       |
| Chip Enable access time          | †ACE              |     | 10  |     | 12  |     | 15  |     | 20  |     | 25  |     | 35  | ns    |       |
| Output hold from address change  | tOH               | 3   |     | 3   |     | 3   |     | 3   |     | 3 . |     | 3   |     | ns    |       |
| Chip Enable to output in Low-Z   | <sup>t</sup> LZCE | 3   |     | 3   |     | 3   |     | 3   |     | 3   |     | 3   |     | ns    | 7     |
| Chip disable to output in High-Z | <sup>t</sup> HZCE |     | 5   |     | 6   |     | . 8 |     | 9   |     | 9   |     | 15  | ns    | 6, 7  |
| Chip Enable to power-up time     | <sup>t</sup> PU   | 0   |     | 0   |     | 0   |     | 0   |     | 0   |     | 0   |     | ns    |       |
| Chip disable to power-down time  | <sup>t</sup> PD   |     | 10  |     | 12  |     | 15  |     | 20  |     | 25  |     | 35  | ns    |       |
| WRITE Cycle                      |                   |     |     |     |     |     |     |     |     |     |     |     |     |       |       |
| WRITE cycle time                 | tWC               | 10  |     | 12  |     | 15  |     | 20  |     | 25  |     | 35  |     | ns    |       |
| Chip Enable to end of write      | tCW               | 7   |     | 8   |     | 10  |     | 12  |     | 15  |     | 20  |     | ns    |       |
| Address valid to end of write    | <sup>t</sup> AW   | 7   |     | 8   |     | 10  |     | 12  |     | 15  |     | 20  |     | ns    |       |
| Address setup time               | †AS               | 0   |     | 0   |     | 0   |     | 0   |     | 0   |     | 0   |     | ns    |       |
| Address hold from end of write   | <sup>t</sup> AH   | 1   |     | 1   |     | 1   |     | 1   |     | 1   |     | 1   |     | ns    |       |
| WRITE pulse width                | tWP1              | 7   |     | 8   |     | 10  |     | 12  |     | 15  |     | 20  |     | ns    |       |
| WRITE pulse width                | tWP2              | 10  |     | 12  |     | 12  |     | 15  |     | 15  |     | 20  |     | ns    |       |
| Data setup time                  | <sup>t</sup> DS   | 6   |     | 7   |     | 7   |     | 10  |     | 10  |     | 15  |     | ns    |       |
| Data hold time                   | †DH               | 0   |     | 0   |     | 0   |     | 0   |     | 0   |     | 0   |     | ns    |       |
| Write disable to output in Low-Z | <sup>t</sup> LZWE | 2   |     | 2   |     | 2   |     | 2   |     | 2   |     | 2   |     | ns    | 7     |
| Write Enable to output in High-Z | <sup>t</sup> HZWE |     | 5   |     | 6   |     | 7   |     | 8   |     | 10  |     | 12  | ns    | 6, 7  |



# **INDUSTRIAL TEMPERATURE SPECIFICATIONS (IT)**

The following specifications are to be used for Industrial Temperature (IT) MT5C2564 SRAMs. (-40°C  $\leq$  T  $_{\!A}$   $\leq$  85°C)

|                                    |   |      |     |     |     | MAX |     |     |       |       |
|------------------------------------|---|------|-----|-----|-----|-----|-----|-----|-------|-------|
| DESCRIPTION                        | CONDITIONS  | SYM  | -10 | -12 | -15 | -20 | -25 | -35 | UNITS | NOTES |
| Power Supply<br>Current: Operating | CE ≤ ViL; Vcc = MAX<br>f = MAX = 1/ ¹RC<br>outputs open   | Icc  | 200 | 180 | 155 | 140 | 135 | 135 | mA    | 3, 13 |
| Power Supply<br>Current: Standby   | CE ≥ ViH; Vcc = MAX<br>f = MAX = 1/ ¹RC<br>outputs open   | ISB1 | 65  | 60  | 50  | 45  | 40  | 40  | mA    | 13    |
|                                    | $\overline{\text{CE}} \ge \text{Vcc} - 0.2\text{V}; \text{Vcc} = \text{MAX}$ $\text{Vin} \le \text{Vss} + 0.2\text{V} \text{ or}$ $\text{Vin} \ge \text{Vcc} - 0.2\text{V}; \text{f} = 0$ | ISB2 | 6   | 6   | 6   | 6   | 6   | 7   | mA    | 13    |

# DATA RETENTION ELECTRICAL CHARACTERISTICS (L and LP versions only)

| DESCRIPTION            | CONDI  | TIONS    | SYMBOL | MAX | UNITS | NOTES |
|------------------------|--|----------|--------|-----|-------|-------|
| Data Retention Current | <u>CE</u> ≥ (Vcc -0.2V)<br>V <sub>IN</sub> ≥ (Vcc -0.2V) | Vcc = 2V | ICCDR  | 400 | μΑ    |       |
|                        | or ≤ 0.2V  | Vcc = 3V | ICCDR  | 600 | μΑ    |       |
| Data Retention Current | <u>CE</u> ≥ (Vcc -0.2V)                                  | Vcc = 2V | ICCDR  | 400 | μΑ    |       |
| LP version             |  | Vcc = 3V | ICCDR  | 600 | μΑ    |       |

#### **ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS**

Refer to commercial temperature timing parameters for specifications not listed here. (Notes 5, 13) (-40°C  $\leq$   $T_A$   $\leq$  85°C)

| DESCRIPTION                     | 1     | a - 1 | 2   | -1  | 5   | -2  | 20  |     | 25  | -;  | 35  |       |       |
|---------------------------------|-------|-------|-----|-----|-----|-----|-----|-----|-----|-----|-----|-------|-------|
| DESCRIPTION                     | SYM   | MIN   | MAX | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX | UNITS | NOTES |
| READ Cycle                      | 1     | -     |     |     |     |     |     |     |     | 111 |     |       |       |
| Output hold from address change | tOH   | 2     |     | 2   |     | 2   |     | 2   |     | 2   |     | ns    |       |
| Chip Enable to output in Low-Z  | †LZCE | 2     |     | 2   | 100 | 2   |     | 2   |     | 2   |     | ns    | 7     |



# **AUTOMOTIVE AND EXTENDED TEMPERATURE SPECIFICATIONS (AT AND XT)**

The following specifications are to be used for Automotive Temperature (AT) and Extended Temperature (XT) MT5C2564 SRAMs. (-40°C  $\leq$  T<sub>A</sub>  $\leq$  125°C - AT) (-55°C  $\leq$  T<sub>A</sub>  $\leq$  125°C - XT)

|                                    |  |        |     |     | MAX |     |     |       |       |
|------------------------------------|--|--------|-----|-----|-----|-----|-----|-------|-------|
| DESCRIPTION                        | CONDITIONS   | SYMBOL | -12 | -15 | -20 | -25 | -35 | UNITS | NOTES |
| Power Supply<br>Current: Operating | CE ≤ ViL; Vcc = MAX<br>f = MAX = 1/ tRC<br>outputs open  | Icc    | 180 | 155 | 140 | 135 | 135 | mA    | 3, 13 |
| Power Supply<br>Current: Standby   | CE ≥ VIH; Vcc = MAX<br>f = MAX = 1/ <sup>t</sup> RC<br>outputs open  | ISB1   | 60  | 50  | 45  | 40  | 40  | mA    | 13    |
| -                                  | \overline{CE} \ge \text{Vcc} -0.2V; \text{Vcc} = MAX \\ \text{Vin} \leq \text{Vss} +0.2V \text{ or} \\ \text{Vin} \ge \text{Vcc} -0.2V; \text{f} = 0 | ISB2   | 7   | 7   | 7   | 7   | 7   | mA    | 13    |

# DATA RETENTION ELECTRICAL CHARACTERISTICS (L and LP versions only)

| DESCRIPTION            | CONDIT   | SYMBOL   | MAX   | UNITS | NOTES |  |
|------------------------|--|----------|-------|-------|-------|--|
|                        | $\overline{CE} \ge (Vcc - 0.2V)$ $Vcc = 2V$ $Vin \ge (Vcc - 0.2V)$ |          | ICCDR | 500   |       |  |
|                        | or ≤ 0.2V  | Vcc = 3V | ICCDR | 800   | μА    |  |
| Data Retention Current | <u>CE</u> ≥ (Vcc -0.2V)  | Vcc = 2V | ICCDR | 500   | μА    |  |
| LP version             |  | Vcc = 3V | ICCDR | 800   | μА    |  |

# **ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS**


Refer to commercial temperature timing parameters for specifications not listed here. (Notes 5, 13) (-40°C  $\leq$  T<sub>A</sub>  $\leq$  125°C; -55°C  $\leq$  T<sub>A</sub>  $\leq$  125°C; Vcc = 5V  $\pm$  10%)

| DESCRIPTION                     |       | -12 |     | -15 |     | -20 |     | -25 |     | -35 |     |       |       |
|---------------------------------|-------|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-------|-------|
| DESCRIPTION                     | SYM   | MIN | MAX | UNITS | NOTES |
| READ Cycle                      |       |     |     |     |     |     |     |     | **  |     |     |       |       |
| Output hold from address change | tOH   | 2   |     | 2   |     | 2   |     | 2   |     | 2   |     | ns    |       |
| Chip Enable to output in Low-Z  | tLZCE | 2   |     | 2   |     | 2   | -   | 2   |     | 2   |     | ns    | 7     |



#### **AC TEST CONDITIONS**

| _ | In a set and a large large      | \/ t- 0.0\/         |
|---|---------------------------------|---------------------|
|   | Input pulse levels              | Vss to 3.0V         |
|   | Input rise and fall times       | 3ns                 |
|   | Input timing reference levels . | 1.5V                |
|   | Output reference levels         | 1.5V                |
|   | Output load                     | See Figures 1 and 2 |






Fig. 1 OUTPUT LOAD EQUIVALENT

Fig. 2 OUTPUT LOAD EQUIVALENT

#### **NOTES**

- 1. All voltages referenced to Vss (GND).
- 2. -3V for pulse width  $< {}^{t}RC/2$ .
- 3. Icc is dependent on output loading and cycle rates.
- 4. This parameter is sampled.
- 5. Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
- tHZCE and tHZWE are specified with CL = 5pF as in Fig. 2. Transition is measured ± 500mV from steady state voltage.
- 7. At any given temperature and voltage condition, <sup>†</sup>HZCE is less than <sup>†</sup>LZCE, and <sup>†</sup>HZWE is less than <sup>†</sup>LZWE.


- 8. WE is HIGH for READ cycle.
- 9. Device is continuously selected. All chip enables are held in their active state.
- 10. Address valid prior to, or coincident with, latest occurring chip enable.
- 11. <sup>t</sup>RC = Read Cycle Time.
- 12. Chip enable and write enable can initiate and terminate a WRITE cycle.
- 13. Typical values are measured at 5V, 25°C and 15ns cycle time.
- 14. Typical currents are measured at 25°C.

# DATA RETENTION ELECTRICAL CHARACTERISTICS (L and LP versions only)


| DESCRIPTION                             | CONDITIONS                                   |          | SYMBOL           | MIN             | TYP | MAX | UNITS | NOTES |
|---|--|----------|------------------|-----------------|-----|-----|-------|-------|
| Vcc for Retention Data                  |  |          | VDR              | 2               |     |     | V     |       |
| Data Retention Current<br>L version     | <u>CE</u> ≥ (Vcc -0.2V)<br>Vin ≥ (Vcc -0.2V) | Vcc = 2V | ICCDR            |                 | 175 | 300 | μА    | 14    |
| E VOISION                               | or ≤ 0.2V                                    | Vcc = 3V | ICCDR            |                 | 250 | 500 | μА    | 14    |
| Data Retention Current                  | CE ≥ (Vcc -0.2V)                             | Vcc = 2V | ICCDR            |                 | 175 | 300 | μΑ    | 14    |
| LP version                              |  | Vcc = 3V | ICCDR            |                 | 250 | 500 | μА    | 14    |
| Chip Deselect to Data<br>Retention Time |  |          | <sup>t</sup> CDR | 0               |     |     | ns    | 4     |
| Operation Recovery Time                 |  |          | <sup>t</sup> R   | <sup>t</sup> RC |     |     | ns    | 4, 10 |




# LOW Vcc DATA RETENTION WAVEFORM



# READ CYCLE NO. 18,9




# READ CYCLE NO. 27,8,10





# WRITE CYCLE NO. 1 (Chip Enable Controlled)



# WRITE CYCLE NO. 27, 12 (Write Enable Controlled)

