28-Pin DIP



## **SRAM**

## **64K x 4 SRAM**

WITH OUTPUT ENABLE

28-Pin SO.I

#### **FEATURES**

- High speed: 10, 12, 15, 20, 25 and 35ns
- High-performance, low-power, CMOS double-metal process
- Single +5V ±10% power supply
- Easy memory expansion with  $\overline{CE}$  and  $\overline{OE}$  options
- All inputs and outputs are TTL-compatible

OPTIONS	<b>MARKING</b>
Timing	
10ns access	-10
12ns access	-12
15ns access	-15
20ns access	-20
25ns access	-25
35ns access	-35
• Packages Plastic DIP (300 mil) Plastic SOJ (300 mil)	None DJ
<ul><li> 2V data retention</li><li> Low power</li></ul>	L P
• Temperature  Commercial (0°C to +70°C)  Industrial (-40°C to +85°C)  Automotive (-40°C to +125°C  Extended (-55°C to +125°C	C) AT

• Part Number Example: MT5C2565DJ-35 P

NOTE: Not all combinations of operating temperature, speed, data retention and low power are necessarily available. Please contact the factory for availability of specific part number combinations.

#### **GENERAL DESCRIPTION**

The MT5C2565 is organized as a 65,536 x 4 SRAM using a four-transistor memory cell with a high-speed, low-power CMOS process. Micron SRAMs are fabricated using double-layer metal, double-layer polysilicon technology.

For flexibility in high-speed memory applications, Micron offers chip enable (CE) and output enable (OE) with this organization. These enhancements can place the outputs in High-Z for additional flexibility in system design.

Writing to these devices is accomplished when write enable (WE) and CE inputs are both LOW. Reading is ac-

#### **PIN ASSIGNMENT (Top View)**

(SD-2	)	(SA	-4)
NC [ 1 A0 [ 2 A1 [ 3	28	NC [ 1 A0 [ 2	28 ] Vcc 27 ] A15
A2	25   A13 24   A12 23   A11	A1 [ 3 A2 [ 4	26 A14 25 A13
A5 [ 7 A6 [ 8 A7 [ 9	22	A3 [ 5 A4 [ 6	24 A12 23 A11
A8 [ 10 A9 [ 11 CE [ 12	19 DQ4 18 DQ3 17 DQ2	A5 [ 7 A6 [ 8	22 ] A10 21 ] NC
OE   13 Vss   14	16 DQ1 15 WE	A7 [ 9 A8 [ 10	20 ] NC 19 ] DQ4
		A9 [] 11 CE [] 12 OF [] 13	18 DQ3
		ŌĒ [ 13 Vss [ 14	16 DQ1


complished when  $\overline{WE}$  remains HIGH and  $\overline{CE}$  and  $\overline{OE}$  go LOW. The device offers a reduced power standby mode when disabled. This allows system designers to meet low standby power requirements.

The "P" version provides a reduction in both operating current (Icc) and TTL standby current (Isb1). The latter is achieved through the use of gated inputs on the  $\overline{WE}$ ,  $\overline{OE}$  and address lines, which also facilitates the design of battery backed systems. That is, the gated inputs simplify the design effort and circuitry required to protect against inadvertent battery current drain during power-down, when inputs may be at undefined levels.

All devices operate from a single +5V power supply and all inputs and outputs are fully TTL-compatible.



#### **FUNCTIONAL BLOCK DIAGRAM**



#### **TRUTH TABLE**

MODE	ŌĒ	CE	WE	DQ	POWER
STANDBY	Х	Н	X	HIGH-Z	STANDBY
READ	L	L	Н	Q	ACTIVE
NOT SELECTED	Н	L	Н	HIGH-Z	ACTIVE
WRITE	X	L	L	D	ACTIVE



#### **ABSOLUTE MAXIMUM RATINGS\***

Voltage on Vcc Supply Relative to Vss	1V to +7V
Storage Temperature (plastic)	55°C to +150°C
Power Dissipation	1W
Short Circuit Output Current	50mA
Voltage on Any Pin Relative to Vss	1V to Vcc +1V

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS (0°C $\leq$ T<sub>A</sub> $\leq$ 70°C; Vcc = 5V $\pm$ 10%)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		ViH	2.2	Vcc+1	V	1
Input Low (Logic 0) Voltage		VIL	-0.5	0.8	V	1, 2
Input Leakage Current	0V ≤ Vin ≤ Vcc	ILı	-5	5	μΑ	
Output Leakage Current	Output(s) disabled 0V ≤ Vo∪т ≤ Vcc	ILo	-5	5	μА	
Output High Voltage	Iон = -4.0mA	Vон	2.4		V	1
Output Low Voltage	lo∟ = 8.0mA	VoL		0.4	٧	1
Supply Voltage		Vcc	4.5	5.5	V	1

			100					<u> </u>			
						M	AX				
DESCRIPTION	CONDITIONS	SYMBOL	TYP	-10**	-12**	-15	-20	-25	-35	UNITS	NOTES
Power Supply Current: Operating	CE ≤ VIL; Vcc = MAX f = MAX = 1/ tRC outputs open	Icc	103	190	170	150	130	125	120	mA	3, 13
	P version	Icc	96	-	-	135	125	120	115	mA	3, 13
Power Supply Current: Standby	CE ≥ Viн; Vcc = MAX f = MAX = 1/ tRC outputs open	IsB1	24	55	50	45	40	35	35	mA	13
	P version	Is <sub>B1</sub>	1.4	-	-	4	4	4	4	mA	13
	$\overline{CE} \ge Vcc -0.2V$ ; $Vcc = MAX$ $Vin \le Vss +0.2V$ or $Vin \ge Vcc -0.2V$ ; $f = 0$	ISB2	0.6	5	5	5	5	5	7	mA	13
	P version	IsB2	0.4	-	-	3	3	3	3	mA	13

<sup>\*\*</sup>P version not available with this speed.

#### **CAPACITANCE**

DESCRIPTION		CONDITIONS	SYMBOL	MAX	UNITS	NOTES
Input Capacitance		T <sub>A</sub> = 25°C; f = 1 MHz	Cı	6	pF	4
Output Capacitance		Vcc = 5V	Со	6	pF	4



#### **ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS**

(Note 5) (0°C  $\leq$  T<sub>A</sub>  $\leq$  70°C; Vcc = 5V  $\pm$ 10%)

DESCRIPTION		-	10		12	-	15	-2	20	-2	25	-;	35		
DESCRIF HON	SYM	MIN	MAX	UNITS	NOTES										
READ Cycle							·								
READ cycle time	<sup>t</sup> RC	10		12		15		20		25		35		ns	
Address access time	†AA		10		12		15		20		25		35	ns	
Chip Enable access time	†ACE		10		12		15		20		25		35	ns	
Output hold from address change	tOH.	3		3		3		3		3		3		ns	
Chip Enable to output in Low-Z	<sup>t</sup> LZCE	3		3		3		3		3		3		ns	7
Chip disable to output in High-Z	<sup>t</sup> HZCE		5		6		8		9		9		15	ns	6, 7
Chip Enable to power-up time	<sup>t</sup> PU	0		0		0		0		0		0		ns	
Chip disable to power-down time	<sup>t</sup> PD		10		12		15		20		25		35	ns	
Output Enable access time	†AOE		5		6		8		8		8		12	ns	
Output Enable to output in Low-Z	<sup>t</sup> LZOE	0		0		0		0		0		0		ns	
Output disable to out put in High-Z	<sup>t</sup> HZOE		5		6		6		7		7		12	ns	6
WRITE Cycle									-						
WRITE cycle time	tWC	10		12		15		20		25		35		ns	
Chip Enable to end of write	tCW	7		8		10		12		15		20		ns	
Address valid to end of write	<sup>t</sup> AW	7		8		10		12		15		20		ns	
Address setup time	†AS	0		0		0		0		0		0		ns	
Address hold from end of write	<sup>t</sup> AH	1		1		1		1		1		- 1		ns	
WRITE pulse width	<sup>t</sup> WP1	7		8		10		12		15		20		ns	
WRITE pulse width	tWP2	10		12		12		15		15		20		ns	
Data setup time	<sup>t</sup> DS	6		7		7		10		10		15		ns	
Data hold time	<sup>t</sup> DH	0		0		0		0		0		0		ns	
Write disable to output in Low-Z	tLZWE	2		2		2		2		2		2		ns	7
Write Enable to output in High-Z	<sup>t</sup> HZWE		5		6		7		8		10		12	ns	6, 7



### **INDUSTRIAL TEMPERATURE SPECIFICATIONS (IT)**

The following specifications are to be used for Industrial Temperature (IT) MT5C2565 SRAMs. (-40°C  $\leq$  T  $_{A}$   $\leq$  85°C)

	· ·					MAX				
DESCRIPTION	CONDITIONS	SYM	-10	-12	-15	-20	-25	-35	UNITS	NOTES
Power Supply Current: Operating	CE ≤ ViL; Vcc = MAX f = MAX = 1/ tRC outputs open	Icc	200	180	155	140	135	135	mA	3, 13
Power Supply Current: Standby	CE ≥ ViH; Vcc = MAX f = MAX = 1/ ¹RC outputs open	İSB1	65	60	50	45	40	40	mA	13
	$\overline{CE} \ge Vcc -0.2V; Vcc = MAX$ $VIN \le Vss +0.2V \text{ or}$ $VIN \ge Vcc -0.2V; f = 0$	IsB2	6	6	6	6	6	7	mA	13

### DATA RETENTION ELECTRICAL CHARACTERISTICS (L and LP versions only)

DESCRIPTION	CONDI	TIONS	SYMBOL	MAX	UNITS	NOTES
Data Retention Current	<u>CE</u> ≥ (Vcc -0.2V) Vin ≥ (Vcc -0.2V)	Vcc = 2V	ICCDR	400	μΑ	
	or ≤ 0.2V	Vcc = 3V	ICCDR	600	μА	
Data Retention Current	<u>CE</u> ≥ (Vcc -0.2V)	Vcc = 2V	ICCDR	400	μΑ	
LP version	in the second se	Vcc = 3V	ICCDR	600	μΑ	

#### **ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS**

Refer to commercial temperature timing parameters for specifications not listed here. (Notes 5, 13) (-40°C  $\leq$  T  $_A \leq$  85°C)

DESCRIPTION		-1	2	-1	5	-2	20	-	25	-3	35		
DESCRIPTION	SYM	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
READ Cycle		1.00				1. 15					14 15 1		10 g. 1.
Output hold from address change	†OH	2		2		2		2		2		ns	1 1
Chip Enable to output in Low-Z	tLZCE	2		2		2		2		2		ns	7



The following specifications are to be used for Automotive Temperature (AT) and Extended Temperature (XT) MT5C2565 SRAMs. (-40°C  $\leq$  T<sub>A</sub>  $\leq$  125°C - AT) (-55°C  $\leq$  T<sub>A</sub>  $\leq$  125°C - XT)

					MAX				
DESCRIPTION	CONDITIONS	SYMBOL	-12	-15	-20	-25	-35	UNITS	NOTES
Power Supply Current: Operating	CE ≤ ViL; Vcc = MAX f = MAX = 1/ tRC outputs open	Icc	180	155	140	135	135	mA	3, 13
Power Supply Current: Standby	CE ≥ V <sub>IH</sub> ; V <sub>CC</sub> = MAX f = MAX = 1/ <sup>t</sup> RC outputs open	ISB1	60	50	45	40	40	mA	13
	$\overline{\text{CE}} \ge \text{Vcc} - 0.2\text{V}; \text{Vcc} = \text{MAX}$ $\text{Vin} \le \text{Vss} + 0.2\text{V or}$ $\text{Vin} \ge \text{Vcc} - 0.2\text{V}; \text{f} = 0$	ISB2	7	. 7	7	7	7	mA	13

#### DATA RETENTION ELECTRICAL CHARACTERISTICS (L and LP versions only)

DESCRIPTION	CONDIT	SYMBOL	MAX	UNITS	NOTES	
Data Retention Current	<u>CE</u> ≥ (Vcc -0.2V) V <sub>IN</sub> ≥ (Vcc -0.2V)	Vcc = 2V	ICCDR	500	μΑ	
	or ≤ 0.2V	Vcc = 3V	ICCDR	800	μА	
Data Retention Current	CE ≥ (Vcc -0.2V)	Vcc = 2V	ICCDR	500	μА	
LP version		Vcc = 3V	ICCDR	800	μΑ	

#### **ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS**

Refer to commercial temperature timing parameters for specifications not listed here. (Notes 5, 13) (-40°C  $\leq$  T<sub>A</sub>  $\leq$  125°C; -55°C  $\leq$  T<sub>A</sub>  $\leq$  125°C; Vcc = 5V  $\pm$  10%)

DESCRIPTION		-1	12	-1	15	-2	20	-	25	-3	35		
	SYM	MIN	MAX	UNITS	NOTES								
READ Cycle													
Output hold from address change	tOH	2		2		2		2		2		ns	
Chip Enable to output in Low-Z	tLZCE	2	1	2		2		2		2		ns	7



#### **AC TEST CONDITIONS**

Input pulse levels	Vss to 3.0V
Input rise and fall times	3ns
Input timing reference levels	1.5V
Output reference levels	1.5V
Output load	See Figures 1 and 2



Fig. 1 OUTPUT LOAD EQUIVALENT

Fig. 2 OUTPUT LOAD EQUIVALENT

#### **NOTES**

- 1. All voltages referenced to Vss (GND).
- 2. -3V for pulse width  $< {}^{t}RC/2$ .
- 3. Icc is dependent on output loading and cycle rates.
- 4. This parameter is sampled.
- 5. Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
- 6. <sup>t</sup>HZCE, <sup>t</sup>HZOE and <sup>t</sup>HZWE are specified with CL = 5pF as in Fig. 2. Transition is measured ±500mV from steady state voltage.
- At any given temperature and voltage condition, <sup>t</sup>HZCE is less than <sup>t</sup>LZCE, and <sup>t</sup>HZWE is less than <sup>t</sup>LZWE.
- 8. WE is HIGH for READ cycle.


- 9. Device is continuously selected. All chip enables are held in their active state.
- 10. Address valid prior to, or coincident with, latest occurring chip enable.
- 11. <sup>t</sup>RC = Read Cycle Time.
- 12. Chip enable and write enable can initiate and terminate a WRITE cycle.
- 13. Typical values are measured at 5V, 25°C and 15ns cycle time.
- 14. Typical currents are measured at 25°C.
- 15. Output enable (OE) is inactive (HIGH).
- 16. Output enable  $(\overline{OE})$  is active (LOW).

### DATA RETENTION ELECTRICAL CHARACTERISTICS (L and LP versions only)


DESCRIPTION	CONDITIONS		SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Vcc for Retention Data			<b>V</b> DR	2			· V	
Data Retention Current L version	$\overline{CE} \ge (Vcc -0.2V)$ Vin $\ge (Vcc -0.2V)$	Vcc = 2V	ICCDR		175	300	μΑ	14
L Version	or ≤ 0.2V	Vcc = 3V	ICCDR		250	500	μΑ	14
Data Retention Current	$\overline{CE} \ge (Vcc -0.2V)$	Vcc = 2V	ICCDR		175	300	μΑ	14
LP version		Vcc = 3V	ICCDR		250	500	μΑ	14
Chip Deselect to Data Retention Time			<sup>t</sup> CDR	0			ns	4
Operation Recovery Time			<sup>t</sup> R	tRC			ns	4, 11




#### LOW Vcc DATA RETENTION WAVEFORM



#### READ CYCLE NO. 18,9




#### READ CYCLE NO. 27,8,10






# WRITE CYCLE NO. 1 12 (Chip Enable Controlled)



# WRITE CYCLE NO. 2<sup>7, 12, 15</sup> (Write Enable Controlled)



DON'T CARE
UNDEFINED



# WRITE CYCLE NO. 3<sup>7, 12, 16</sup> (Write Enable Controlled)

