

MT5C256K16B2 256K x 16 SRAM

SRAM

FEATURES

256K x 16 SRAM

WITH OUTPUT ENABLE

Γ

High speed: 12, 15, 20, 25 aMultiple center power and	nd 35ns ground pins for improved	PIN ASSIGNMEI 54-Pin SO
 noise immunity Single +5V ±10% power su Easy memory expansion w output enable (OE) options All inputs and outputs are Automatic CE power-down Fast OE access time: 6, 8, 10 High-performance, low-po process 	pply rith chip enable (CE) and TTL-compatible n D, 12 and 15ns wer, CMOS double-metal	NC 1 AO 1 AO 4 AS 1 C 1 AS 1 C 1 AS 1 C 2 AS 1 C 2 AS 1 C 3 AS 1 C 4 AS 1 C 4 AS 1 C 4 AS 1 C 6 DO 1 C 7 DO2 1 C 6 DO3 1 C 7 DO2 1 C 6 DO3 1 C 7 DO3 1 C 6 DO3 1 C 7 DO3 1 C 7 C 7 C 7 C 7 C 7 C 7 C 7 C 7
OPTIONS	MARKING	DQ5 [] 16 DQ6 [] 17 Vss [] 18
Timing		Vcc 19 DQ7 20
12ns access	-12	DQ8 21
15ns access	-15	A4 [23 A5 [24
20ns access	-20	A6 [25 A6 [25
25ns access	-25	A7 [] 26 A8 [] 27
35ns access	-35	
 Packages 		
Plastic SOJ (400 mil)	DJ	54-Pih ISO
Plastic TSOP (400 mil)	TG	
• 2V data retention	Γ	
Low power	Р	
Temperature		A3 H 5 DQ1 H 6 DQ2 F 7
Commercial (0°C to +70°C	C) None	Vcc III 8
Industrial (-40°C to +85°	°C) IT	DQ3 II 10
Automotive $(-40^{\circ}C \text{ to } +12)$	5°C) AT	DQ4 II 11 BHE II 12
Extended (-55°C to +12	5°C) XT	CE II 13 Vcc II 14
Part Number Example: M	T5C256K16B2DI-15 L	WE III 15 DO5 III 16

NOTE: Not all combinations of operating temperature, speed, data retention and low power are necessarily available. Please contact the factory for availability of specific part number combinations.

GENERAL DESCRIPTION

The MT5C256K16B2 is organized as a $262,144 \times 16$ SRAM using a four-transistor memory cell with a high-speed, low-power CMOS process. Micron 4 Meg SRAMs are fabricated using a double-layer metal, triple-layer polysilicon technology.

This device offers multiple center power and ground pins for improved performance. For flexibility in high-speed memory applications, Micron offers \overline{CE} and \overline{OE} capabili-

N ASSIGNN 54-Pin S	/IENT (Top View) S OJ * (SD-8)
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	31 A17 35 A16 31 A16 31 A16 31 NC 40 DO16 41 DO16 42 DO16 44 DO13 45 DO14 46 DO13 47 VCc 48 DO12 49 DO12 40 DO12 41 VCc 43 DO11 35 DO11 36 DO110 37 Vcc 38 DO10 39 NC SOP* (SE-4)
NC $\Box \Box 1$ A0 $\Box 2$ A1 $\Box 3$ A2 $\Box 4$ B2 A1 $\Box 4$ A3 $\Box 5$ D01 $\Box 6$ D02 $\Box 3$ C $\Box 7$ Vcc $\Box 9$ D03 $\Box 10$ D04 $\Box 11$ EHE $\Box 14$ WE $\Box 16$ D06 $\Box 116$ D06 $\Box 116$ D06 $\Box 116$ D06 $\Box 116$ D06 $\Box 116$ D08 $\Box 22$ D08 $\Box 22$ A5 $\Box 28$ A7 $\Box 28$ A8 $\Box 22$	54 11 A17 53 11 A16 52 53 11 A15 51 54 11 NC 64 50 11 DQ16 64 48 11 DQ15 46 46 11 DQ14 44 44 11 DQ14 44 40 11 DQ12 38 40 11 DQ11 38 11 38 11 DQ10 38 11 DQ10 38 11 DQ10 38 11 A13 39 11 A13 31 11 A3 30 11 A3 11 A3 A4

* JEDEC-proposed pinout (SOJ lead pitch is 0.8mm)

ties. These enhancements can place the outputs in High-Z for additional flexibility in system design.

Writing to these devices is accomplished when write enable (WE) and \overline{CE} inputs are both LOW and the appropriate byte enables (BHE and BLE) are in their proper states.

5 VOLT SRAM

5 VOLT SRAM

Reading is accomplished when $\overline{\text{WE}}$ remains HIGH and $\overline{\text{CE}}$ and $\overline{\text{OE}}$ go LOW and the appropriate byte enables ($\overline{\text{BHE}}$ and $\overline{\text{BLE}}$) are in their proper states. The device offers a reduced power standby mode when disabled. This allows system designers to meet low standby power requirements.

Separate byte enable controls ($\overline{\text{BLE}}$ and $\overline{\text{BHE}}$) allow individual bytes to be written and read. $\overline{\text{BLE}}$ controls the lower bits (DQ1-DQ8). $\overline{\text{BHE}}$ controls the upper bits (DQ9-DQ16).

The "P" version provides a 90 percent reduction in TTL standby current (ISB1). This is achieved by including gated inputs on the design. The gated inputs also facilitate the design of battery-backed systems where the designer needs to protect against inadvertent battery current drain during power-down when inputs may be at undefined levels.

All devices operate from a single +5V power supply and all inputs and outputs are fully TTL-compatible.



FUNCTIONAL BLOCK DIAGRAM

MT5C256K16B2 256K x 16 SRAM

PIN DESCRIPTIONS

SOJ and TSOP PIN NUMBERS	SYMBOL	ТҮРЕ	DESCRIPTION
2-5, 23-27, 29-33 51-54	A0-A17	Input	Address Inputs: These inputs determine which cell is accessed.
15	WE	Input	Write Enable: This input determines if the cycle is a READ or WRITE cycle. WE is LOW for a WRITE cycle and HIGH for a READ cycle
12, 43	BHE, BLE	Input	Byte Enables: These active LOW inputs allow individual bytes to be written or read. When BLE is LOW, data is written to or read from the lower byte, D1-D8. When BHE is LOW, data is written to or read from the upper byte, D9-D16.
13	CE	Input	Chip Enable: This signal is used to enable the device. When \overline{CE} is HIGH, the chip goes into standby power mode.
42	ŌĒ	Input	Output Enable: This active LOW input enables the output drivers.
1, 22, 28, 40, 50	NC	-	No Connect: These signals are not internally connected.
6, 7, 10, 11, 16, 17, 20, 21, 34, 35, 38, 39, 44, 45, 48, 49	DQ1-DQ16	Input/ Output	SRAM Data I/O: Lower byte is DQ1-DQ8; upper byte is DQ9-DQ16.
8, 14, 19, 36, 47	Vcc	Supply	Power Supply: +5V ±10%
9, 18, 37, 41, 46	Vss	Supply	Ground: GND

5 VOLT SRAM



TRUTH TABLE

15	MODE	CE	ŌĒ	WE	BLE	BHE	DQ1-DQ8	DQ9-DQ16	POWER
0	STANDBY	Н	Х	Х	Х	Х	HIGH-Z	HIGH-Z	STANDBY
VO	LOW BYTE READ (DQ1-DQ8)	L	L	н	L	Н	D	HIGH-Z	ACTIVE
L	HIGH BYTE READ (DQ9-DQ16)	L	L	Н	Н	L	HIGH-Z	D	ACTIVE
SE	WORD READ (DQ1-DQ16)	L	L	н	L	L	D	D	ACTIVE
RAF	WORD WRITE (DQ1-DQ16)	L	х	L	L	L	Q	Q	ACTIVE
\leq	LOW BYTE WRITE (DQ1-DQ8)	L	х	L	L	н	Q	HIGH-Z	ACTIVE
	HIGH BYTE WRITE (DQ9-DQ16)	L	х	L	Н	L	HIGH-Z	Q	ACTIVE
	OUTPUT DISABLE	L	н	Н	Х	X	HIGH-Z	HIGH-Z	ACTIVE
		L	Х	Х	н	н	HIGH -Z	HIGH-Z	ACTIVE

THERMAL IMPEDENCE (EST)¹⁸

PACKAGE	NUMBER OF PINS	θ _{JC} * (°C/W)	^Ө ја* (°С/W)
SOJ	54	15	55
TSOP	54	5	65

*The thermal impedence numbers assume the device is socketted on a PC board and air flow is zero.



ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc Supply Relative to Vss	1V to +7V
Storage Temperature (plastic)	55°C to +150°C
Short Circuit Output Current	50mA
Voltage on Any Pin Relative to Vss	1V to Vcc+1
Junction Temperature**	+150°C

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**Maximum junction temperature depends upon package type, cycle time, loading, ambient temperature and airflow. See the Application Information section at the end of this data sheet for more information.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

 $(0^{\circ}C \le T_{A} \le 70^{\circ}C; Vcc = 5V \pm 10\%)^{\circ}$

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		Viн	2.2	Vcc+1	V	1
Input Low (Logic 0) Voltage		VIL	-0.5	0.8	V	1, 2
Input Leakage Current	$0V \le V_{IN} \le V_{CC}$	IL.	-2	2	μA	
Output Leakage Current	Output(s) disabled 0V ≤ Vouт ≤ Vcc	ILo	-2	2	μA	
Output High Voltage	lон = -4.0mA	Vон	2.4		V	1
Output Low Voltage	Io∟ = 8.0mA	Vol		0.4	V	1
Supply Voltage		Vcc	4.5	5.5	V	1

			MAX							
DESCRIPTION	CONDITIONS	SYMBOL	VER	-12	-15	-20	-25	-35	UNITS	NOTES
Power Supply Current: Operating	$\overline{CE} \le V_{\text{IL}}; V_{\text{CC}} = MAX$ f = MAX = 1/ ^t RC outputs open	lcc	ALL	200	180	175	170	160	mA	3
Power Supply	$\overline{CE} \ge V_{H}; V_{CC} = MAX$	lond	STD	35	30	25	25	20	mA	
Current: Standby	outputs open	ISB1	Р	2	2	2	2	2	mA	
	$\overline{CE} \ge Vcc - 0.2V; Vcc = MAX$		STD	2	2	2	2	2	mA	
	$VIN \le VSS + 0.2V$ or $VIN \ge Vcc - 0.2V$; f = 0	ISB2	Р	2	2	2	2	2	mA	

CAPACITANCE

DESCRIPTION	CONDITIONS	SYMBOL	MAX	UNITS	NOTES
Input Capacitance	T _A = 25°C; f = 1 MHz	С	5	pF	4
Output Capacitance	Vcc = 5V	Со	7	pF	4

MT5C256K16B2 256K x 16 SRAM

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes 5, 15) ($0^{\circ}C \le T_A \le 70^{\circ}C$; Vcc = 5V ±10%)

DESCRIPTION		-1	2	-15		-20		-25		-35			
DESCRIPTION	SYM	MIN	MAX	UNITS	NOTES								
READ Cycle													
READ cycle time	tRC	12		15		20		25		35		ns	
Address access time	^t AA		12		15		20		25		35	ns	1.1
Chip Enable access time	^t ACE		12		15		20		25		35	ns	r
Output hold from address change	tОН	3		3		3		3		3		ns	
Chip Enable to output in Low-Z	^t LZCE	3		3		5		5		5		ns	7
Chip disable to output in High-Z	^t HZCE		6		7		8		10		15	ns	6, 7
Chip Enable to power-up time	^t PU	0	1.1	0		0		0		0		ns	
Chip disable to power-down time	^t PD		12		15		20		25		35	ns	
Output Enable access time	^t AOE		6		8		10		12		15	ns	
Output Enable to output in Low-Z	^t LZOE	0		0		0		0		0		ns	
Output disable to output in High-Z	^t HZOE		5		6		7		10		12	ns	6
Byte Enable access time	^t ABE		7		8		10		12		15	ns	
Byte Enable to output in Low-Z	^t LZBE	0		0		0		0		0		ns	
Byte Enable to output in High-Z	^t HZBE		7		8		8		8		10	ns	6
WRITE Cycle													
WRITE cycle time	tWC	12		15		20		25		35		ns	
Chip Enable to end of WRITE	^t CW	8		10		12		15		20		ns	
Address valid to end of WRITE	tAW	8		10		12		15		20		ns	
Address setup time	^t AS	0		0		0		0		0		ns	
Address hold from end of WRITE	^t AH	0		0		0		0		0		ns	
WRITE pulse width1	^t WP1	8		9		10		15		20		ns	
WRITE pulse width2	^t WP2	9		11		12		17		22		ns	
Data setup time	^t DS	6		7		8		10		15		ns	
Data hold time	^t DH	0		0		0		0		0		ns	
Write disable to output in Low-Z	^t LZWE	3		3		4		5		5		ns	7
Write Enable to output in High-Z	^t HZWE		5	-	6		8		10		15	ns	6, 7
Byte Enable to end of WRITE	tBW	8		9		12		14		18		ns	e gravite -



MT5C256K16B2 256K x 16 SRAM

AC TEST CONDITIONS

Input pulse levels	Vss to 3.0V
Input rise and fall times	3ns
Input timing reference levels	1.5V
Output reference levels	1.5V
Output load	See Figures 1 and 2

NOTES

- 1. All voltages referenced to Vss (GND).
- 2. -3V for pulse width $< {}^{t}RC/2$.
- 3. Icc is dependent on output loading and cycle rates.
- 4. This parameter is sampled.
- 5. Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
- ^tHZCE, ^tHZOE, ^tHZBE and ^tHZWE are specified with CL = 5pF as in Fig. 2. Transition is measured ±500mV from steady state voltage.
- 7. At any given temperature and voltage condition, ^tHZCE is less than ^tLZCE, and ^tHZWE is less than ^tLZWE.
- 8. $\overline{\text{WE}}$ is HIGH for READ cycle.
- 9. Device is continuously selected. Chip enables and output enables are held in their active state.
- 10. Address valid prior to, or coincident with, latest occurring chip enable.





EQUIVALENT

- 11. ${}^{t}RC = READ$ cycle time.
- 12. Any combination of WE, CE and byte enables can initiate and terminate a WRITE cycle.
- 13. BLE and BLH determine what outputs are active during the READ cycle.
- 14. The output will be in a High-Z state if \overline{OE} is HIGH.
- Contact Micron for IT/AT/XT timing and current specifications; they may differ from the commercial temperature range specifications shown in this data sheet.
- 16. Output enable (\overline{OE}) is inactive (HIGH).
- 17. Output enable (\overline{OE}) is active (LOW).
- 18. Micron does not warrant functionality nor reliability of any product in which the junction temperature exceeds 150°C. Care should be taken to limit power to acceptable levels.

DATA RETENTION ELECTRICAL CHARACTERISTICS (L and LP versions only)

DESCRIPTION	CONDITIO	SYMBOL	MIN	MAX	UNITS	NOTES	
Vcc for Retention Data			VDR	2		V	
Data Retention Current	$\overline{CE} \ge (Vcc - 0.2V)$	Vcc = 2V	ICCDR		1	mA	
	or ≤ 0.2V	Vcc = 3V	ICCDR		1.5	mA	
Data Retention Current	$\overline{CE} \ge (Vcc - 0.2V)$	Vcc = 2V	ICCDR		1	mA	
LP version		Vcc = 3V	ICCDR		1.5	mA	·
Chip Deselect to Data			^t CDR	0		ns	4
Retention Time							
Operation Recovery Time		line and Anna and	^t R	^t RC		ns	4, 11







READ CYCLE NO. 1^{8,9,13}



READ CYCLE NO. 27, 8, 10







5 VOLT SRAM

MICRON

MT5C256K16B2 256K x 16 SRAM

5 VOLT SRAM

MIC



MT5C256K16B2 256K x 16 SRAM



Micron Semiconductor, Inc., reserves the right to change products or specifications without notice. ©1993, Micron Semiconductor, Inc.



APPLICATION INFORMATION THERMAL CONSIDERATIONS

This section describes how to determine the junction temperature during operating conditions. It is essential that the maximum junction temperature of the 4 Meg SRAM is not exceeded. If this temperature is exceeded it is necessary to add external cooling such as forced airflow or change the operating conditions. The maximum junction temperature for Micron SRAMs is 150°C. The limiting temperature factor is not the SRAM but the mold compound which prevents reliable operating temperatures significantly about 150°C. However, it is advisable to run the part as cool as possible since reliability (FIT rates) are exponentially dependent upon junction temperature.

The calculation of the actual junction temperature begins with the power calculation and then the junction temperation calculation. Equations 1 and 2 below show how T_j is determined using the ambient temperature, thermal resistance and operating power. If an airflow is introduced into a system then Equation 2 should be used with an airflow thermal multiplier. Specific thermal resistances are given in Micron technical note "SRAM Thermal Design Considerations" and in individual data sheets.

$$T_{i} = T_{A} + P * \theta_{IA}$$
(1)

$$T_{i} = T_{A} + P * \theta_{IA} * \theta_{M}$$
(2)

- T_j = Junction temperature of the active portion of the silicon die (°C)
- T_A = Ambient air temperature (°C) at which the device is operated
- P = Average power dissipation of the device (W)
- $\begin{array}{rcl} \theta_{JA} &= & Junction \ to \ ambient \ thermal \ resistance \ (^{\circ}C/W) \\ \theta_{M} &= & Airflow \ multiplier. \ This \ value \ changes \ for \ different \ values \ of \ airflow \ over \ the \ part \ (fpm). \end{array}$

To solve the above equations the average operating power must be calculated. Total power has three separate components (P_1 , P_2 and P_3). P_1 is the operating power dissipated by the chip, P_2 is the AC output power due to the capacitive load and P_3 is the DC output power due to TTL DC load current (P_3 is usually negligible). For this example we have chosen P_2 such that outputs are switching from a logic LOW state to a logic HIGH state which gives the worst case output AC current. A complete description of these equations and their derivation is given in Micron technical note "Design Tips: 32K x 36 SRAM."

$$P_1 = Vcc Icc$$

$$P_{2} = \frac{C_{L} (V_{CC} [V_{OH} - V_{OL}] - 0.5 [V_{OH}^{2} - V_{OL}^{2}]) N_{S}}{\overline{T}}$$

 $P_3 = (V_{CC} - V_{OH}) I_O N_H + V_{OL} I_I N_L.$

Vcc = Supply voltage Icc Supply current = C_L = Capacitive output loading Т = Clock period V_{OH} = Output high voltage V_{OL} = Output low voltage Output current on DQ lines which are high I_O = Input current on DQ lines which are low I_{I} = $N_{\rm H}$ Number of DQ lines which are high =

 N_{L}^{T} = Number of DQ lines which are low.

Table 1 EFFECTS OF AIRFLOW ON 4 MEG SRAM SOJ PACKAGES

Package	Air Flow	θ _M Multiplier
PSOJ	200 fpm	0.7 - 0.75
PSOJ	500 fpm	0.55 - 0.65

ADDITIONAL INFORMATION

For more information on thermal considerations see Micron's technical notes, "SRAM Thermal Design Considerations" and "Design Tips: 32K x 36 SRAM." These notes explain how to calculate thermal resistance and how to improve thermal performance in much greater detail. Also available is Micron's *Quality and Reliability Handbook*, which gives an explanation of how thermal impedances are calculated.