

SRAM

64K x 16 SRAM

WITH OUTPUT ENABLE,
REVOLUTIONARY PINOUT

5 VOLT SRAM

FEATURES

- Fast access times: 12, 15, 20 and 25ns
- Fast output enable access time: 6, 8, 10 and 12ns
- Multiple center power and ground pins for improved noise immunity
- High-performance, low-power, CMOS double-metal process
- Single +5V $\pm 10\%$ power supply
- Individual byte controls for both READ and WRITE cycles
- All inputs and outputs are TTL-compatible

OPTIONS

- Timing
 - 12ns access
 - 15ns access
 - 20ns access
 - 25ns access

- Packages

44-pin SOJ (400 mil)
44-pin TSOP (400 mil)

- 2V data retention

- Temperature

Commercial (0°C to +70°C)	None
Industrial (-40°C to +85°C)	IT*
Automotive (-40°C to +125°C)	AT*
Extended (-55°C to +125°C)	XT*

- Part Number Example: MT5C64K16A1DJ-15

* Contact factory for specifications and availability.

NOTE: Not all combinations of operating temperature, speed, data retention and low power are necessarily available. Please contact the factory for availability of specific part number combinations.

GENERAL DESCRIPTION

The MT5C64K16A1 is organized as a 65,536 x 16 SRAM using a four-transistor memory cell with a high-speed, low-power CMOS process. Micron SRAMs are fabricated using double-layer metal, double-layer polysilicon technology.

This device offers multiple center power and ground pins for improved performance. For flexibility in high-speed memory applications, Micron offers chip enable (\overline{CE}) and output enable (\overline{OE}) capabilities. This enhancement can place the output pin in High-Z for additional flexibility in system design.

PIN ASSIGNMENT (Top View)

44-Pin SOJ (SD-7)


A4	1	44	A5
A3	2	43	A6
A2	3	42	A7
A1	4	41	\overline{OE}
A0	5	40	\overline{BHE}
\overline{CE}	6	39	\overline{BLE}
DQ1	7	38	DQ16
DQ2	8	37	DQ15
DQ3	9	36	DQ14
DQ4	10	35	DQ13
Vcc	11	34	Vss
Vss	12	33	Vcc
DQ5	13	32	DQ12
DQ6	14	31	DQ11
DQ7	15	30	DQ10
DQ8	16	29	DQ9
\overline{WE}	17	28	NC
A15	18	27	A8
A14	19	26	A9
A13	20	25	A10
A12	21	24	A11
NC	22	23	NC

44-Pin TSOP (SE-3)

A4	1	44	A5
A3	2	43	A6
A2	3	42	A7
A1	4	41	\overline{OE}
A0	5	40	\overline{BHE}
\overline{CE}	6	39	\overline{BLE}
DQ1	7	38	DQ16
DQ2	8	37	DQ15
DQ3	9	36	DQ14
DQ4	10	35	DQ13
Vcc	11	34	Vss
Vss	12	33	Vcc
DQ5	13	32	DQ12
DQ6	14	31	DQ11
DQ7	15	30	DQ10
DQ8	16	29	DQ9
\overline{WE}	17	28	NC
A15	18	27	A8
A14	19	26	A9
A13	20	25	A10
A12	21	24	A11
NC	22	23	NC

FUNCTIONAL BLOCK DIAGRAM

5 VOLT SRAM



PIN DESCRIPTIONS

SOJ and TSOP PIN NUMBERS	SYMBOL	TYPE	DESCRIPTION
5, 4, 3, 2, 1, 44, 43, 42, 27, 26, 25, 24, 21, 20, 19, 18	A0-A15	Input	Address Inputs: These inputs determine which cell is accessed.
17	WE	Input	Write Enable: This input determines if the cycle is a READ or WRITE cycle. WE is LOW for a WRITE cycle and HIGH for a READ cycle
39, 40	BLE, BHE	Input	Byte Enables: These active LOW inputs allow individual bytes to be written or read. When BLE is LOW, data is written or read to the lower byte, DQ1-DQ8. When BHE is LOW, data is written or read to the upper byte, DQ9-DQ16.
6	CE	Input	Chip Enable: This signal is used to enable the device. When CE is HIGH, the chip automatically goes into standby power mode.
41	OE	Input	Output Enable: This active LOW input enables the output drivers.
22, 23, 28	NC	-	No Connect: These signals are not internally connected.
7, 8, 9, 10, 13, 14, 15, 16, 29, 30, 31, 32, 35, 36, 37, 38	DQ1-DQ16	Input/ Output	SRAM Data I/O: Lower byte is DQ1-DQ8; Upper byte is DQ9-DQ16.
11, 33	Vcc	Supply	Power Supply: +5V ±10%
12, 34	Vss	Supply	Ground: GND

TRUTH TABLE

MODE	CE	OE	WE	BLE	BHE	DQ1-DQ8	DQ9-DQ16	POWER
STANDBY	H	X	X	X	X	HIGH-Z	HIGH-Z	STANDBY
LOW BYTE READ (DQ1-DQ8)	L	L	H	L	H	D	HIGH-Z	ACTIVE
HIGH BYTE READ (DQ9-DQ16)	L	L	H	H	L	HIGH-Z	D	ACTIVE
WORD READ (DQ1-DQ16)	L	L	H	L	L	D	D	ACTIVE
WORD WRITE (DQ1-DQ16)	L	X	L	L	L	Q	Q	ACTIVE
LOW BYTE WRITE (DQ1-DQ8)	L	X	L	L	H	Q	HIGH-Z	ACTIVE
HIGH BYTE WRITE (DQ9-DQ16)	L	X	L	H	L	HIGH-Z	Q	ACTIVE
OUTPUT DISABLE	L	H	H	X	X	HIGH-Z	HIGH-Z	ACTIVE
	L	X	X	H	H	HIGH-Z	HIGH-Z	ACTIVE



**MT5C64K16A1
REVOLUTIONARY PINOUT 64K x 16 SRAM**

5 VOLT SRAM

ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc supply relative to Vss	-1V to 7V
Storage Temperature (plastic)	-55°C to +150°C
Power Dissipation	1.7W
Short Circuit Output Current	50mA
Voltage at Any Pin Relative to Vss	-1V to Vcc+1V

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(0°C ≤ T_A ≤ 70°C; Vcc = 5V ±10%)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		V _{IH}	2.2	Vcc+1	V	1
Input Low (Logic 0) Voltage		V _{IL}	-0.5	0.8	V	1, 2
Input Leakage Current	0V ≤ V _{IN} ≤ Vcc	I _{LI}	-5	5	μA	
Output Leakage Current	Output(s) disabled, 0V ≤ V _{OUT} ≤ Vcc	I _{LO}	-5	5	μA	
Output High Voltage	I _{OH} = -4.0mA	V _{OH}	2.4		V	1
Output Low Voltage	I _{OL} = 8.0mA	V _{OL}		0.4	V	1
Supply Voltage		Vcc	4.5	5.5	V	1

DESCRIPTION	CONDITIONS	SYMBOL	TYPICAL	MAX				UNITS	NOTES
				-12	-15	-20	-25		
Power Supply Current: Operating	$\overline{CE} \leq V_{IL}$; Vcc = MAX outputs open f = MAX = 1/1RC	I _{CC}	150	300	260	220	200	mA	3
Power Supply Current: Standby	$\overline{CE} \geq V_{IH}$; Vcc = MAX outputs open f = MAX = 1/1RC	I _{SB1}	25	50	45	40	35	mA	
	$\overline{CE} \geq V_{CC} - 0.2V$ Vcc = MAX; V _{IN} ≤ Vss +0.2V or V _{IN} ≥ Vcc -0.2V; f = 0	I _{SB2}	0.5	5	5	5	5	mA	

CAPACITANCE

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance	T _A = 25°C; f = 1MHz	C _I		6	pF	4
Input/Output Capacitance (D/Q)	Vcc = 5V	C _{I/O}		6	pF	4

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

 (Notes 5, 14) ($0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$; $V_{CC} = 5\text{V} \pm 10\%$)

DESCRIPTION	SYM	-12		-15		-20		-25		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
READ Cycle											
READ cycle time	t_{RC}	12		15		20		25		ns	
Address access time	t_{AA}		12		15		20		25	ns	
Chip Enable access time	t_{ACE}		12		15		20		25	ns	
Output hold from address change	t_{OH}	4		4		5		5		ns	
Chip Enable to output in Low-Z	t_{LZCE}	4		5		5		5		ns	6, 7
Chip disable to output in High-Z	t_{HZCE}		6		6		8		8	ns	6, 7
Output Enable access time	t_{AOE}		6		8		10		12	ns	
Output Enable to output in Low-Z	t_{LZOE}	0		0		0		0		ns	6, 7
Output disable to output in High-Z	t_{HZOE}		6		6		8		8	ns	6, 7
Byte Enable access time	t_{ABE}		6		8		10		12	ns	
Byte Enable to output in Low-Z	t_{LZBE}	0		0		0		0		ns	6, 7
Byte disable to output in High-Z	t_{HZBE}		6		6		8		8	ns	6, 7
WRITE Cycle											
WRITE cycle time	t_{WC}	12		15		20		25		ns	
Chip Enable to end of write	t_{CW}	10		12		13		15		ns	
Address valid to end of write	t_{AW}	8		9		12		14		ns	
Address setup time	t_{AS}	0		0		0		0		ns	
Address hold from end of write	t_{AH}	0		0		0		0		ns	
Write pulse width	t_{WP}	8		9		10		12		ns	
Data setup time	t_{DS}	6		8		10		10		ns	
Data hold time	t_{DH}	0		0		0		0		ns	
Write disable to output in Low-Z	t_{LZWE}	1		1		1		1		ns	6, 7
Write Enable to output in High-Z	t_{HZWE}		6		6		8		8	ns	6, 7
Byte Enable to end of write	t_{BW}	8		9		12		14		ns	

5 VOLT SRAM

AC TEST CONDITIONS

Input pulse levels	Vss to 3.0V
Input rise and fall times	3ns
Input timing reference levels	1.5V
Output reference levels	1.5V
Output load	See Figures 1 and 2




Fig. 1 OUTPUT LOAD EQUIVALENT




Fig. 2 OUTPUT LOAD EQUIVALENT


NOTES

- All voltages referenced to Vss (GND).
- 3V for pulse width $t_{RC}/2$.
- Icc is dependent on output loading and cycle rates.
- This parameter is sampled.
- Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
- Output loading is specified with CL = 5pF as in Fig. 2. Transition is measured $\pm 500\text{mV}$ from steady state voltage.
- At any given temperature and voltage condition, t_{HZCE} is less than t_{LZCE} , t_{HZOE} is less than t_{LZOE} , and t_{HZBE} is less than t_{LZBE} .
- Any combination of write enable, chip enable and byte enable can initiate and terminate a WRITE cycle.
- \overline{WE} is HIGH for READ cycle.
- Device is continuously selected. Chip enable is held in its active state.
- Address valid prior to, or coincident with, the latest occurring chip enable.
- \overline{BHE} and \overline{BLE} are held in their active state (LOW).
- The output will be in the High-Z state if output enable is HIGH.
- Contact Micron for IT/AT/XT timing and current specifications; they may differ from the commercial temperature range specifications shown in this data sheet.
- Typical currents are measured at 25°C.


DATA RETENTION ELECTRICAL CHARACTERISTICS (L version only)

DESCRIPTION	CONDITIONS		SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Vcc for Retention Data			V _{DR}	2			V	
Data Retention Current L version	$\overline{CE} \geq (V_{CC} - 0.2V)$ $V_{IN} \geq (V_{CC} - 0.2V)$ or $\leq 0.2V$	V _{CC} = 2V	I _{CCDR}		TBD	TBD	μA	15
		V _{CC} = 3V	I _{CCDR}		TBD	TBD	μA	15
Chip Deselect to Data Retention Time			t _{CDR}	0			ns	4
Operation Recovery Time			t _R	t _{RC}			ns	4, 11


LOW V_{CC} DATA RETENTION WAVEFORM



READ CYCLE NO. 1 9, 10, 12




READ CYCLE NO. 2 7, 9




DONT CARE
 UNDEFINED

WRITE CYCLE NO. 1 ^{8, 13}
Chip Enable Controlled

5 VOLT SRAM



WRITE CYCLE NO. 2 8, 13
Write Enable Controlled



WRITE CYCLE NO. 3^{8, 13}
Byte Enable Controlled

5 VOLT SRAM

