SRAM

64K x 16 SRAM

WITH OUTPUT ENABLE. REVOLUTIONARY PINOUT

FEATURES

OPTIONS

- Fast access times: 12, 15, 20 and 25ns
- Fast output enable access time: 6, 8, 10 and 12ns
- Multiple center power and ground pins for improved noise immunity
- High-performance, low-power, CMOS double-metal process
- Single +5V ±10% power supply
- Individual byte controls for both READ and WRITE

MARKING

All inputs and outputs are TTL-compatible

01110110	111111111111
Timing	
12ns access	-12
15ns access	-15
20ns access	-20
25ns access	-25
Packages	
44-pin SOJ (400 mil)	DJ
44-pin TSOP (400 mil)	TG
2V data retention	L
Temperature	
Commercial (0°C to +70°C)	None
Industrial (-40°C to +85°C)	IT*
Automotive (-40°C to +125°C	C) AT*
Extended (-55°C to +125°C	C) XT*
• Part Number Example: MT50	C64K16A1DJ-15

^{*} Contact factory for specifications and avilability.

NOTE: Not all combinations of operating temperature, speed, data retention and low power are necessarily available. Please contact the factory for availability of specific part number combinations.

GENERAL DESCRIPTION

The MT5C64K16A1 is organized as a $65,536 \times 16$ SRAM using a four-transistor memory cell with a high-speed, lowpower CMOS process. Micron SRAMs are fabricated using double-layer metal, double-layer polysilicon technology.

This device offers multiple center power and ground pins for improved performance. For flexibility in high-speed memory applications, Micron offers chip enable (\overline{CE}) and output enable (OE) capabilities. This enhancement can place the output pin in High-Z for additional flexibility in sytem design.

PIN ASSIGNMENT (Top View) 44-Pin SOJ 44-Pin TSOP (SE-3) (SD-7) A4 LL 1 O A3 LL 2 A2 LL 3 A1 LL 4 A0 LL 5 CE LL 6 DO1 LL 7 DO2 LL 9 DO3 LL 9 DO4 LL 10 Voc LL 11 44] A5 43 A6 A3 [2 A2 [3 42 A7 4.1] OE A1 [40 BHE 5 AO.T CE I 39 BLE DQ1 38 DQ16 DQ2 8 37 DQ15 DQ3 [36 DQ14 DQ4 DQ13 Vcc f 11 34 1 Vss 33 Vcc Vss 12 32 DQ12 DQ5 DQ6 14 31 DQ11 DQ7 15 30 DQ10 DO8 28 I NC WE 17 27 A8 A15 [18 A14 [26 A9 A13 [20 25 A10 A12 21 24] A11 NC [


The MT5C64K16A1 SRAM integrates a 64K x 16 SRAM core with peripheral circuitry consisting of active LOW chip enable, separate upper and lower byte enables and a fast output enable.

Separate byte enable controls (BLE and BHE) allow individual bytes to be written and read. BLE controls DQ1-DQ8, the lower bits. BHE controls DQ9-DQ16, the upper bits.

The MT5C64K16A1 operates from a single +5V power supply and all inputs and outputs are fully TTL-compatible.



FUNCTIONAL BLOCK DIAGRAM





PIN DESCRIPTIONS

SOJ and TSOP PIN NUMBERS	SYMBOL	TYPE	DESCRIPTION
5, 4, 3, 2, 1, 44, 43, 42, 27, 26, 25, 24, 21, 20, 19, 18	A0-A15	Input	Address Inputs: These inputs determine which cell is accessed.
17	WE	Input	Write Enable: This input determines if the cycle is a READ or WRITE cycle. WE is LOW for a WRITE cycle and HIGH for a READ cycle
39, 40	BLE, BHE	Input	Byte Enables: These active LOW inputs allow individual bytes to be written or read. When BLE is LOW, data is written or read to the lower byte, DQ1-DQ8. When BHE is LOW, data is written or read to the upper byte, DQ9-DQ16.
6	CE	Input	Chip Enable: This signal is used to enable the device. When $\overline{\text{CE}}$ is HIGH, the chip automatically goes into standby power mode.
41	ŌĒ	Input	Output Enable: This active LOW input enables the output drivers.
22, 23, 28	NC	-,	No Connect: These signals are not internally connected.
7, 8, 9, 10, 13, 14, 15, 16, 29, 30, 31, 32, 35, 36, 37, 38	DQ1-DQ16	Input/ Output	SRAM Data I/O: Lower byte is DQ1-DQ8; Upper byte is DQ9-DQ16.
11, 33	Vcc	Supply	Power Supply: +5V ±10%
12, 34	Vss	Supply	Ground: GND

TRUTH TABLE

MODE	CE	<u>OE</u>	WE	BLE	BHE	DQ1-DQ8	DQ9-DQ16	POWER
STANDBY	Н	Χ	Χ	Χ	Χ	HIGH-Z	HIGH-Z	STANDBY
LOW BYTE READ (DQ1-DQ8)	L	L	Н	L	Н	D	HIGH-Z	ACTIVE
HIGH BYTE READ (DQ9-DQ16)	L	L	Н	Н	L	HIGH-Z	D	ACTIVE
WORD READ (DQ1-DQ16)	L	L	Н	٦	L	D	D	ACTIVE
WORD WRITE (DQ1-DQ16)	L L	Х	L	L	L	Q	Q	ACTIVE
LOW BYTE WRITE (DQ1-DQ8)	L	Х	L	L	Н	Q	HIGH-Z	ACTIVE
HIGH BYTE WRITE (DQ9-DQ16)	L	Х	L	Η	L	HIGH-Z	Q	ACTIVE
OUTPUT DISABLE	L	Н	Н	Χ	Χ	HIGH-Z	HIGH-Z	ACTIVE
	L	Χ	Χ	Τ	Η	HIGH-Z	HIGH-Z	ACTIVE



ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc supply relative to Vss	1V to 7V
Storage Temperature (plastic)55	5°C to +150°C
Power Dissipation	1.7W
Short Circuit Output Current	50mA
Voltage at Any Pin Relative to Vss	1V to Vcc+1V

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

 $(0^{\circ}C \le T_A \le 70^{\circ}C; Vcc = 5V \pm 10\%)$

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES	
Input High (Logic 1) Voltage		ViH	2.2	Vcc+1	٧	1	
Input Low (Logic 0) Voltage		VIL	-0.5	0.8	V	1, 2	
Input Leakage Current	0V ≤ Vin ≤ Vcc	ILı	-5	5	μΑ		
Output Leakage Current	.eakage Current Output(s) disabled, 0V ≤ Vouτ ≤ Vcc		-5	5	μΑ		
Output High Voltage	Iон = -4.0mA	Voн	2.4		٧	1	
Output Low Voltage	IoL = 8.0mA	Vol		0.4	٧	1	
Supply Voltage		Vcc	4.5	5.5	V	1	

					М	AX			
DESCRIPTION	CONDITIONS	SYMBOL	TYPICAL	-12	-15	-20	-25	UNITS	NOTES
Power Supply Current: Operating	CE ≤ VIL; Vcc = MAX outputs open f = MAX = 1/ ¹RC	lcc	150	300	260	220	200	mA	3
Power Supply Current: Standby	CE ≥ ViH; Vcc = MAX outputs open f = MAX = 1/ ¹RC	ISB1	25	50	45	40	35	mA	
	CE ≥ Vcc - 0.2V Vcc = MAX; Vin ≤ Vss +0.2V or Vin ≥ Vcc -0.2V; f = 0	IsB2	0.5	5	5	5	5	mA	

CAPACITANCE

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance	T _A = 25°C; f = 1MHz	Cı		6	pF	4
Input/Output Capacitance (D/Q)	Vcc = 5V	Cı/o		6	pF	4



ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes 5, 14) (0°C \leq T_A \leq 70°C; Vcc = 5V \pm 10%)

DESCRIPTION			-12	-15		-20		-25		1.0	
	SYM	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
READ Cycle											
READ cycle time	tRC tRC	12		15		20		25		ns	1 July 194
Address access time	^t AA		12		15		20		25	ns	
Chip Enable access time	tACE.		12		15		20		25	ns	
Output hold from address change	tOH	4		4		5		5		ns	
Chip Enable to output in Low-Z	tLZCE	4		5		5		5		ns	6, 7
Chip disable to output in High-Z	tHZCE		6		6		8		8	ns	6, 7
Output Enable access time	†AOE		6		8	-	10		12	ns	
Output Enable to output in Low-Z	tLZOE	0		0		0		0		ns	6, 7
Output disable to output in High-Z	tHZOE		6		6		8		8	ns	6, 7
Byte Enable access time	tABE		6		8		10		12	ns	
Byte Enable to output in Low-Z	tLZBE	0		0		0		0		ns	6, 7
Byte disable to output in High-Z	^t HZBE		6		6	1	8	200	8	ns	6, 7
WRITE Cycle	Taribana.			•						11.65	
WRITE cycle time	tWC	12		15		20	- VA, -	25	2 - 1	ns	
Chip Enable to end of write	tCW	10	4.1	12		13		15		ns	
Address valid to end of write	t _{AW}	8		9		12		14	4,5	ns	
Address setup time	t _{AS}	0		0		0	77.	0		ns	
Address hold from end of write	^t AH	0		0		0		0	1.50	ns	
Write pulse width	tWP	8		9	1.5	10	1.1	12		ns	
Data setup time	tDS.	6		8	18 m	10		10		ns	
Data hold time	tDH	0		0		0		0		ns	
Write disable to output in Low-Z	tLZWE	1		1		1		1		ns	6, 7
Write Enable to output in High-Z	^t HZWE		6		6		8		8	ns	6, 7
Byte Enable to end of write	^t BW	8		9		12		14		ns	

+5V

480

5 pF

MICHON

MT5C64K16A1 REVOLUTIONARY PINOUT 64K x 16 SRAM

AC TEST CONDITIONS

Input pulse levels	Vss to 3.0V
Input rise and fall times	3ns
Input timing reference levels	1.5V
Output reference levels	1.5V
Output load	See Figures 1 and 2




Fig. 1 OUTPUT LOAD EQUIVALENT

Fig. 2 OUTPUT LOAD EQUIVALENT

NOTES

- 1. All voltages referenced to Vss (GND).
- 2. -3V for pulse width $< {}^{t}RC/2$.
- 3. Icc is dependent on output loading and cycle rates.
- 4. This parameter is sampled.
- 5. Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
- Output loading is specified with CL = 5pF as in Fig. 2. Transition is measured ±500mV from steady state voltage.
- At any given temperature and voltage condition, [†]HZCE is less than [†]LZCE, [†]HZOE is less than [†]LZOE, and [†]HZBE is less than [†]LZBE.
- 8. Any combination of write enable, chip enable and byte enable can initiate and terminate a WRITE cycle.


- 9. WE is HIGH for READ cycle.
- 10. Device is continuously selected. Chip enable is held in its active state.
- 11. Address valid prior to, or coincident with, the latest occurring chip enable.
- 12. \overline{BHE} and \overline{BLE} are held in their active state (LOW).
- 13. The output will be in the High-Z state if output enable is HIGH.
- 14. Contact Micron for IT/AT/XT timing and current specifications; they may differ from the commercial temperature range specifications shown in this data sheet.
- 15. Typical currents are measured at 25°C.

DATA RETENTION ELECTRICAL CHARACTERISTICS (L version only)


DESCRIPTION	CONDITION	SYMBOL	MIN	TYP	MAX	UNITS	NOTES	
Vcc for Retention Data			VDR	2			٧	
Data Retention Current L version	<u>CE</u> ≥ (Vcc -0.2V) Vin ≥ (Vcc -0.2V)	Vcc = 2V	ICCDR		TBD	TBD	μΑ	15
L version	or ≤ 0.2V	Vcc = 3V	ICCDR		TBD	TBD	μΑ	15
Chip Deselect to Data Retention Time			^t CDR	0			ns	4
Operation Recovery Time			^t R	^t RC			ns	4, 11




LOW Vcc DATA RETENTION WAVEFORM



READ CYCLE NO. 1 9, 10, 12




READ CYCLE NO. 27,9








WRITE CYCLE NO. 1 8, 13 Chip Enable Controlled





WRITE CYCLE NO. 2 8, 13 Write Enable Controlled





WRITE CYCLE NO. 3 8, 13 Byte Enable Controlled

