

SRAM

128K x 8 SRAM

LOW VOLTAGE WITH OUTPUT ENABLE

FEATURES

OPTIONS

- All I/O pins are 5V tolerant
- High speed: 15, 17, 20, 25, 35 and 45ns
- High-performance, low-power, CMOS double-metal process
- Single +3.3V ±0.3V power supply
- Easy memory expansion with CE1, CE2 and OE options
- All inputs and outputs are TTL-compatible
- Fast OE access time: 8ns
- Complies to JEDEC low-voltage TTL standards

MARKING

01 110110	TATT FIGURE 4
Timing	
15ns access	-15
17ns access	-17
20ns access	-20
25ns access	-25
35ns access	-35
45ns access	-45
• Packages	NT
Plastic DIP (400 mil)	None
Plastic SOJ (400 mil)	DJ
Plastic SOJ (300 mil)	SJ
 2V data retention 	L
 2V data retention, low power 	LP
Temperature	
Commercial (0°C to +70°C)	None
Industrial (-40°C to +85°C)	IT
Automotive (-40°C to +125°C	C) AT
Extended (-55°C to +125°C	C) XT

Part Number Example: MT5LC1008DJ-35 LP

NOTE: Not all combinations of operating temperature, speed, data retention and low power are necessarily available. Please contact the factory for availability of specific part number combinations.

GENERAL DESCRIPTION

The MT5LC1008 is organized as a 131,072 x 8 SRAM using a four-transistor memory cell with a high-speed, low-power CMOS process. Micron SRAMs are fabricated using double-layer metal, double-layer polysilicon technology.

For flexibility in high-speed memory applications, Micron offers dual chip enables (CE1, CE2). This enhancement can place the outputs in High-Z for additional flexibility in system design.

Writing to these devices is accomplished when write enable (\overline{WE}) and $\overline{CE1}$ inputs are both LOW and CE2 is


32-Pin DIP (SA-6) NC [1	PIN A	SSIGNME	VT (Top V	/iew)						
A16										
	A16	31 J A15 30 D CE2 39 J WE 28 J A13 27 J A8 26 J A9 25 J A11 24 J OE 25 J A11 24 J OE 22 J OE 21 J DO8 20 J DO7 19 J DO6 18 J DO5	A16	31 D A15 30 D CE2 29 D WE 28 D A13 27 D A8 26 D A9 25 D A11 24 D OE 23 D A10 22 D CE1 21 D DO8 20 D DO7 19 D D06 18 D D06						

HIGH. Reading is accomplished when \overline{WE} and CE2 remain HIGH and $\overline{CE1}$ goes LOW. The device offers reduced power standby modes when disabled. These modes allow system designers to meet low standby power requirements.

The "LP" version provides a reduction in both CMOS standby current (ISB2) and TTL standby current (ISB1) over the standard part. This is achieved through the use of gated inputs on the $\overline{\text{WE}}$, $\overline{\text{OE}}$ and address lines. The gated inputs also facilitate the design of battery-backed systems where the designer needs to protect against inadvertent battery current drain during power-down, when inputs may be at undefined levels.

All devices operate from a single +3.3V power supply and all inputs and outputs are fully TTL-compatible and 5V tolerant. These low-voltage parts are ideal for mixed 3.3V and 5V systems.

FUNCTIONAL BLOCK DIAGRAM



TRUTH TABLE

MODE	ŌĒ	CE1	CE2	WE	DQ	POWER
STANDBY	Х	Н	Х	Х	HIGH-Z	STANDBY
STANDBY	X	Х	L	Х	HIGH-Z	STANDBY
READ	L	L	Н	Н	Q	ACTIVE
NOT SELECTED	Н	L	Н	Н	HIGH-Z	ACTIVE
WRITE	Х	L	Н	L	D	ACTIVE

ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc Supply Relative to	Vss0.5V to +4.6V
V _{IN}	
Storage Temperature (plastic)	55°C to +150°C
Power Dissipation	
Short Circuit Output Current	

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

 $(0^{\circ}C \le T_{A} \le 70^{\circ}C; Vcc = 3.3V \pm 0.3V)$

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		ViH	2.0	5.5	V	1, 2
Input Low (Logic 0) Voltage		VIL	-0.3	0.8	V	1, 2
Input Leakage Current	0V ≤ VIN ≤ VCC	ILI :	-1	1	μА	
Output Leakage Current	Output(s) disabled 0V ≤ Voυτ ≤ Vcc	ILo	-1	1	μА	
Output High Voltage	Iон = -4.0mA	Vон	2.4		V	1
Output Low Voltage	IoL = 8.0mA	Vol		0.4	٧	1
Supply Voltage		Vcc	3.0	3.6	٧	1

						<u> </u>						
				MAX								
DESCRIPTION	CONDITIONS	SYMBOL	VER	-15	-17	-20	-25	-35	-45	UNITS	NOTES	
Power Supply Current: Operating	CE1 ≤ V _{IL} AND CE2 ≥ V _{IH} ; Vcc = MAX; outputs open f = MAX = 1/tRC	lcc	ALL	85	75	65	55	45	40	mA	3, 15	
Power Supply Current: Standby	CE1 ≤ VIH AND CE2 ≥ VIL; Vcc = MAX; outputs open	ISB1	STD, L	20	18	14	12	8	6	mA	15, 16	
Gurronii Giariasy	f = MAX = 1/tRC	IODI	LP	500	500	500	500	500	500	μ A		
	CE1 ≥ Vcc - 0.2V or CE2 ≤ Vss + 0.2V		STD, L	300	300	300	300	300	300	μА	15, 17	
	Vcc = MAX Vin ≥ Vcc - 0.2V or Vin ≤ Vss + 0.2V	IsB2	LP	100	100	100	100	100	100	μΑ		

CAPACITANCE

DESCRIPTION	CONDITIONS	SYMBOL	MAX	UNITS	NOTES
Input Capacitance	T _A = 25°C; f = 1 MHz	Cı	8	pF	4
Output Capacitance	Vcc = 3.3V	Co	8	pF	4



ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Note 5, 14) (0°C \leq T_A \leq 70°C; Vcc = 3.3V \pm 0.3V)

DECODIOTION		-15		-17 -20		20	-25		j -8		-45				
DESCRIPTION	SYM	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
READ Cycle										·····					
READ cycle time	tRC	15		17		20		25		35		45		ns	
Address access time	t _{AA}		15		17		20		25		35		45	ns	
Chip Enable access time	tACE		15		17		20		25		35		45	ns	
Output hold from address change	^t OH	3		3		3		5		5		5		ns	
Chip Enable to output in Low-Z	tLZCE	5		5		3		5		5		5		ns	7
Chip disable to output in High-Z	†HZCE		6		7		8		10		15		18	ns	6, 7
Chip Enable to power-up time	tPU	0		0		0		0		0		0		ns	
Chip disable to power-down time	tPD		15		17		20		25		35		45	ns	
Output Enable access time	†A0E		5		5		4		8		12		15	ns	
Output Enable to output in Low-Z	†LZ0E	0		0		0		0		0		0		ns	
Output disable to output in High-Z	†HZ0E		5		5		4		10		12		15	ns	6
WRITE Cycle															
WRITE cycle time	tWC	15		17		20		25		35		45		ns	
Chip Enable to end of write	tCW	10		12		12		15		20		25		ns	
Address valid to end of write	^t AW	10		12		12		15		20		25		ns	
Address setup time	†AS	0		0		0		0		0		0		ns	
Address hold from end of write	t _A H	0		0		0		0		0		0		ns	
WRITE pulse width	tWP1	9		12		12		15		20		25		ns	
WRITE pulse width	tWP2	12		13		15		15		20		25		ns	
Data setup time	tDS	7		8		8		10		15		20		ns	
Data hold time	tDH	0		0		0		0		0		0		ns	
Write disable to output in Low-Z	†LZWE	3		3		3		5		5		5		ns	7
Write Enable to output in High-Z	^t HZWE		6		7		8		10		15		18	ns	6, 7

AC TEST CONDITIONS

Inp	ut pulse levels	Vss to 3.0V
Inp	ut rise and fall times	3ns
Inpi	ut timing reference levels.	1.5V
Out	put reference levels	1.5V
Out	put load	See Figures 1 and 2

Q 353 319 30 pF



Fig. 1 OUTPUT LOAD EQUIVALENT

Fig. 2 OUTPUT LOAD EQUIVALENT

NOTES


- 1. All voltages referenced to Vss (GND).
- 2. Overshoot: V_{IH} ≤ +6.0V for t ≤ ^tRC/2 Undershoot: V_{IL} ≥ -2.0V for t ≤ ^tRC/2 Power-up: V_{IH} ≤ +6.0V and V_{CC} ≤ 3.1V for t ≤ 200msec.
- 3. Icc is dependent on output loading and cycle rates.
- 4. This parameter is sampled.
- 5. Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
- tHZCE, tHZOE and tHZWE are specified with CL = 5pF as in Fig. 2. Transition is measured ±200mV from steady state voltage.
- At any given temperature and voltage condition, [†]HZCE is less than [†]LZCE and [†]HZWE is less than [†]LZWE.
- 8. WE is HIGH for READ cycle.
- 9. Device is continuously selected. All chip enables and output enables are held in their active state.

- 10. Address valid prior to, or coincident with, latest occurring chip enable.
- 11. ^tRC = Read Cycle Time.
- 12. CE2 timing is the same as CE1 timing. The wave form is inverted.
- 13. Chip enable and write enable can initiate and terminate a WRITE cycle.
- Contact Micron for IT/AT/XT timing and current specifications; they may differ from the commercial temperature range specifications shown in this data sheet.
- 15. Typical values are measured at 3.3V, 25°C and 25ns cycle time.
- 16. One chip enable must be inactive; the other may be $\geq V_{IH}$ or $\leq V_{IL}$.
- 17. One chip enable must be inactive; the other may be \leq Vss +0.2or \geq Vcc -0.2.
- 18. Typical currents are measured at 25°C.


DATA RETENTION ELECTRICAL CHARACTERISTICS (L and LP versions only)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Vcc for Retention Data		VDR	2			V	
Data Retention Current L version	CE1 ≥ Vcc -0.2V or CE2 ≤ Vss +0.2V Other inputs: VIN ≥ Vcc -0.2V or VIN ≤ Vss +0.2V Vcc = 2V	ICCDR		TBD	50	μА	17, 18
Data Retention Current LP version	CE1 ≥ Vcc -0.2V or CE2 ≤ Vss +0.2V Vcc = 2V	ICCDR		TBD	50	μА	17, 18
Chip Deselect to Data Retention Time		^t CDR	0			ns	4
Operation Recovery Time		^t R	^t RC			ns	4, 11


LOW Vcc DATA RETENTION WAVEFORM 12



READ CYCLE NO. 18,9




READ CYCLE NO. 2 7, 8, 10, 12






WRITE CYCLE NO. 1 12 (Chip Enable Controlled)



WRITE CYCLE NO. 2 12, 13 (Write Enable Controlled)




DON'T CARE

Output enable (\overline{OE}) is inactive (HIGH).

NOTE:

WRITE CYCLE NO. 3 7, 12, 13 (Write Enable Controlled)



NOTE: Output enable (\overline{OE}) is active (LOW).