

SRAM

MEG x 4 SRAM

3.3V OPERATION WITH OUTPUT ENABLE. REVOLUTIONARY PINOUT

FEATURES

- All I/O pins are 5V tolerant
- High speed: 12, 15, 20, 25 and 35ns
- High-performance, low-power, CMOS double-metal process
- Multiple center power and ground pins for improved noise immunity
- Single +3.3V ±0.3V power supply
- Easy memory expansion with $\overline{\text{CE}}$ and $\overline{\text{OE}}$ options
- All inputs and outputs are TTL-compatible
- Fast OE access time: 6, 8, 10, 12 and 15ns
- Complies to JEDEC low-voltage TTL standards

MARKING OPTIONS Timing 12ns access -12 -15 15ns access -20 20ns access -25 25ns access 35ns access -35 Packages Plastic SOJ (400 mil) DI Plastic TSOP (400 mil) TG 2V data retention L Р Low power Temperature Commercial (0°C to +70°C) None (-40°C to +85°C) Industrial IT

(-55°C to +125°C) Part Number Example: MT5LC1M4D4DJ-20

NOTE: Not all combinations of operating temperature, speed, data retention and low power are necessarily available. Please contact the factory for availability of specific part number combinations.

AT

XT

GENERAL DESCRIPTION

Automotive $(-40^{\circ}\text{C to } +125^{\circ}\text{C})$

Extended

The MT5LC1M4D4 is organized as a 1,048,576 x 4 SRAM using a four-transistor memory cell with a high-speed, low-power CMOS process. Micron 4 Meg SRAMs are fabricated using double-layer metal, triple-layer polysilicon technology.

This device offers multiple center power and ground pins for improved performance. For flexibility in high-speed memory applications, Micron offers chip enable (CE) and

PIN ASSIGNMENT (Top View)							
32-Pin SOJ (SD-5)		32-Pin TSOP (SE-1)					
A0 [1	32] A19 31] A18 30] A17 29] A16 28] A15 27] OE 26] DO4 25] Vss 24] Vcc 23] DO3 22] A14 21] A13 20] A12 19] A11 18] A10 17] NC	A0 H 1 A1 H 2 A2 H 3 A3 H 4 A4 H 5 CE H 6 DQ1 H 7 Voc H 8 Vss H 9 DQ2 H 10 WE H 11 A5 H 12 A6 H 13 A7 H 14 A8 H 15 A9 H 16	32				

output enable (OE) capability. These enhancements can place the outputs in High-Z for additional flexibility in system design.


Writing to this device is accomplished when write enable $(\overline{\text{WE}})$ and $\overline{\text{CE}}$ inputs are both LOW. Reading is accomplished when $\overline{\text{WE}}$ remains HIGH while output enable $(\overline{\text{OE}})$ and CE go LOW. The device offers a reduced power standby mode when disabled. This allows system designers to meet low standby power requirements.

The "P" version also provides a 90 percent reduction in TTL standby current (ISB1) through the use of gated inputs, which also facilitates the design of battery-backed systems. That is, the gated inputs simplify the design effort and circuitry required to protect against inadvertent battery current drain during power-down, when inputs may be at undefined levels.

All devices operate from a single +3.3V power supply and all inputs and outputs are fully TTL-compatible and 5V tolerant. These low-voltage parts are ideal for mixed 3.3V and 5V systems.



FUNCTIONAL BLOCK DIAGRAM



TRUTH TABLE

MODE	ŌĒ	CE	WE	DQ	POWER
STANDBY	Χ	Н	Х	HIGH-Z	STANDBY
READ	L	L	Н	Q	ACTIVE
NOT SELECTED	Н	L	Н	HIGH-Z	ACTIVE
WRITE	Х	, L	L	D	ACTIVE

THERMAL IMPEDENCE (EST)16

PACKAGE	NUMBER OF PINS	POWER DISSIPATION (watts)	(°C/W) θJC*	θ _{JA} * (°C/W)
SOJ	32	1.0	15	60
TSOP	32	1.0	5	70

^{*}The thermal impedence numbers assume the device is socketted on a PC board and air flow is zero.



ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc Supply Relative to V	7ss0.5V to +4.6V
VIN	0.5V to +6.0V
Storage Temperature (plastic)	55°C to +150°C
Short Circuit Output Current	50mA
Junction Temperature**	+150°C

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device.

This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**Maximum junction temperature depends upon package type, cycle time, loading, ambient temperature and airflow. See technical note TN-05-14 for more information.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

 $(0^{\circ}C \le T_{A} \le 70^{\circ}C; Vcc = 3.3V \pm 0.3V)$

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		VIH	2.2	5.5	V	1, 2
Input Low (Logic 0) Voltage		VIL	-0.5	0.8	V	1, 2
Input Leakage Current	0V ≤ Vin ≤ Vcc	ILı	-1	1	μА	
Output Leakage Current	Output(s) disabled 0V ≤ Vouт ≤ Vcc	ILo	-1	1	μА	11 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
Output High Voltage	Iон = -4.0mA	Vон	2.4		V	1
Output Low Voltage	IoL = 8.0mA	Vol		0.4	٧	1
Supply Voltage		Vcc	3.0	3.6	V	1

		1.0				MAX				
DESCRIPTION	CONDITIONS	SYMBOL	VER	-12	-15	-20	-25	-35	UNITS	NOTES
Power Supply Current: Operating	CE ≤ V _{IL} ; Vcc = MAX f = MAX = 1/ tRC; outputs open	Icc	ALL	185	165	160	155	145	mA	3
Power Supply	CE ≥ ViH; Vcc = MAX f = MAX = 1/ ¹BC		STD	35	30	25	25	20	mA	
Current: Standby	outputs open	ISB1	Р	1.0	1.0	1.0	1.0	1.0	mA	
	<u>CE</u> ≥ Vcc -0.2V; Vcc = MAX; f = 0	IsB2	STD	1.0	1.0	1.0	1.0	1.0	mA	1. 15
	VIN ≥ Vcc -0.2V or VIN ≤ VSS +0.2		Р	1.0	1.0	1.0	1.0	1.0	mA	

CAPACITANCE

DESCRIPTION	CONDITIONS	SYMBOL	MAX	UNITS	NOTES	
Input Capacitance	T _A = 25°C; f = 1 MHz	Cı	5	pF	4	
Output Capacitance	Vcc = 3.3V	Со	7	pF	4	



ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes 5, 13) (0°C \leq T_A \leq 70°C; Vcc = 3.3V \pm 0.3V)

DESCRIPTION		-1	12		15	-:	20	-2	25	-;	35		
DEGGIIII TION	SYM	MIN	MAX	UNITS	NOTES								
READ Cycle						•	•		•			•	
READ cycle time	tRC	12		15		20		25		35		ns	
Address access time	^t AA		12		15		20		25		35	ns	
Chip Enable access time	†ACE		12		15	1.	20		25		35	ns	
Output hold from address change	tOH	3		3		3		3		3		ns	
Chip Enable to output in Low-Z	^t LZCE	3		3		5		5		5		ns	7
Chip disable to output in High-Z	tHZCE		6		7		8		10		15	ns	6, 7
Chip Enable to power-up time	^t PU	0		0		0		0		0		ns	
Chip disable to power-down time	^t PD		12		15		20		25		35	ns	
Output Enable access time	^t AOE		6		8		10		12		15	ns	
Output Enable to output in Low-Z	†LZ0E	0		0		0		0		0		ns	
Output disable to output in High-Z	tHZOE		5		6		7		10	-	12	ns	6
WRITE Cycle											•		
WRITE cycle time	tWC	12		15		20		25		35		ns	
Chip Enable to end of write	tCW	8		10		12		15		20		ns	
Address valid to end of write	tAW	8		10		12		15		20		ns	
Address setup time	†AS	0		0		0		0		0		ns	
Address hold from end of write	^t AH	0		0		0		0		0		ns	
WRITE pulse width	tWP1	8		9		12		15		20		ns	
WRITE pulse width	tWP2	9		11		14		17		22		ns	
Data setup time	^t DS	6		7		8		10		15		ns	
Data hold time	^t DH	0		0		0		0		0		ns	
Write disable to output in Low-Z	^t LZWE	3		3		5		5		5		ns	7
Write Enable to output in High-Z	^t HZWE		5		6		8		10		15	ns	6, 7



AC TEST CONDITIONS

Input pulse levels	Vss to 3.0V
Input rise and fall times	3ns
Input timing reference levels	1.5V
Output reference levels	1.5V
Output load	See Figures 1 and 2






Fig. 1 OUTPUT LOAD EQUIVALENT

Fig. 2 OUTPUT LOAD EQUIVALENT

NOTES

- 1. All voltages referenced to Vss (GND).
- 2. Overshoot: V_{IH} ≤ +6.0V for t ≤ ^tRC/2 Undershoot: V_{IL} ≤ -2.0V for t ≤ ^tRC/2 Power-up: V_{IH} ≤ +6.0V and V_{CC} ≤ 3.1V for t ≤ 200msec.
- 3. Icc is dependent on output loading and cycle rates.
- 4. This parameter is sampled.
- 5. Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
- tHZCE, tHZOE and tHZWE are specified with CL = 5pF as in Fig. 2. Transition is measured ±200mV from steady state voltage.
- At any given temperature and voltage condition, [†]HZCE is less than [†]LZCE, and [†]HZWE is less than [†]LZWE.
- 8. $\overline{\text{WE}}$ is HIGH for READ cycle.
- 9. Device is continuously selected. All chip enables and output enables are held in their active state.


- 10. Address valid prior to, or coincident with, latest occurring chip enable.
- 11. tRC = Read Cycle Time.
- 12. Chip enable and write enable can initiate and terminate a WRITE cycle.
- 13. Contact Micron for IT/AT/XT timing and current specifications; they may differ from the commercial temperature range specifications shown in this data sheet.
- 14. Output enable (OE) is inactive (HIGH).
- 15. Output enable (\overline{OE}) is active (LOW).
- 16. Micron does not warrant functionality nor reliability of any product in which the junction temperature exceeds 150°C. Care should be taken to limit power to acceptable levels.

DATA RETENTION ELECTRICAL CHARACTERISTICS (L and LP versions only)


	Γ					1	
DESCRIPTION		CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Vcc for Retention Data			VDR	2		V	
Data Retention Current L version		CE ≥ (Vcc -0.2V) Vin ≥ (Vcc -0.2V) or ≤ 0.2V Vcc = 2.0V	ICCDR	i a i	700	μА	
Data Retention Current LP version		<u>CE</u> ≥ (Vcc -0.2V) Vcc = 2.0V	ICCDR		700	μА	
Chip Deselect to Data Retention Time			tCDR	0		ns	4
Operation Recovery Time			^t R	^t RC		ns	4, 11




LOW Vcc DATA RETENTION WAVEFORM



READ CYCLE NO. 18,9




READ CYCLE NO. 27,8,10






WRITE CYCLE NO. 1 12 (Chip Enable Controlled)



WRITE CYCLE NO. 2 12, 14 (Write Enable Controlled)







WRITE CYCLE NO. 3^{7, 12, 15} (Write Enable Controlled)

