

### **SRAM**

## **64K x 4 SRAM**

LOW VOLTAGE WITH OUTPUT ENABLE

#### **FEATURES**

OPTIONS

- All I/O pins are 5V tolerant
- High speed: 12, 15, 20, 25 and 35ns
- High-performance, low-power, CMOS double-metal process
- Single +3.3V ±0.3V power supply
- Easy memory expansion with  $\overline{\text{CE}}$  and  $\overline{\text{OE}}$  options
- All inputs and outputs are TTL-compatible
- Complies to JEDEC low-voltage TTL standards

MARKING

Timing	
12ns access	-12
15ns access	-15
20ns access	-20
25ns access	-25
35ns access	-35
Packages     Plastic DIP (300 mil)     Plastic SOJ (300 mil)	None DJ
<ul><li> 2V data retention</li><li> Low power</li></ul>	L P
• Temperature Commercial (0°C to +70°C) Industrial (-40°C to +85°C) Automotive (-40°C to +125°C) Extended (-55°C to +125°C)	None IT AT XT

Part Number Example: MT5LC2565DJ-25 L

NOTE: Not all combinations of operating temperature, speed, data retention and low power are necessarily available. Please contact the factory for availability of specific part number combinations.

#### **GENERAL DESCRIPTION**

The MT5LC2565 is organized as a 65,536 x 4 SRAM using a four-transistor memory cell with a high-speed, low-power CMOS process. Micron SRAMs are fabricated using double-layer metal, double-layer polysilicon technology.

For flexibility in high-speed memory applications, Micron offers chip enable (CE) and output enable (OE) with this organization. These enhancements can place the outputs in High-Z for additional flexibility in system design.

Writing to these devices is accomplished when write enable (WE) and  $\overline{\text{CE}}$  inputs are both LOW. Reading is accomplished when  $\overline{\text{WE}}$  remains HIGH and  $\overline{\text{CE}}$  and  $\overline{\text{OE}}$  go LOW. The device offers a reduced power standby mode


<b>28-Pin DIP</b> (SA-4)	<b>28-Pin SOJ</b> (SD-2)
	<b>\</b>
NC T 28 Vcc	NC 1 28 Vcc
A0 2 27 A15	A0 0 2 27 A15
A1   3   26   A14	A1 🛘 3 26 🗀 A14 A2 🖸 4 25 🗀 A13
A2   4 25   A13	A3 🛮 5 24 🖸 A12
A3   5 24   A12	A4 日 6 23 日 A11 A5 日 7 22 日 A10
A4   6 23   A11	A6   8   21   NC
A5   7 22   A10	A7 🛮 9 20 🗆 NC
7	A8 [ 10 19 ] DQ4 A9 [ 11 18 ] DQ3
7 .	CE [] 12 17 [] DQ2
A7 9 20 NC	ŌĒ ☐ 13 16 ☐ <u>DQ</u> 1
A8 0 19 0 DQ4	Vss ☐ 14 15 ☐ WE
A9 [ 11 18 ] DQ3	
CE [ 12 17 ] DQ2	
OE [ 13 16 ] DQ1	
Vss [ 14 15 ] WE	

when disabled. This allows system designers to meet low standby power requirements.

The "P" version provides a reduction in both operating current (Icc) and TTL standby current (Isb1). The latter is achieved through the use of gated inputs on the  $\overline{WE}$ ,  $\overline{OE}$  and address lines, which also facilitates the design of battery-backed systems. That is, the gated inputs simplify the design effort and circuitry required to protect against inadvertent battery current drain during power-down, when inputs may be at undefined levels.

All devices operate from a single +3.3V power supply and all inputs and outputs are fully TTL-compatible and 5V tolerant. These low-voltage parts are ideal for mixed 3.3V and 5V systems.

#### **FUNCTIONAL BLOCK DIAGRAM**



#### **TRUTH TABLE**

MODE	ŌĒ	CE	WE	DQ	POWER
STANDBY	Х	Н	Х	HIGH-Z	STANDBY
READ	L	L	Н	Q	ACTIVE
NOT SELECTED	Н	L	Н	HIGH-Z	ACTIVE
WRITE	Χ	L	L	D	ACTIVE



#### ABSOLUTE MAXIMUM RATINGS\*

Voltage on Vcc Supply Relative to V	7ss0.5V to +4.6V
VIN	0.5V to +6.0V
Storage Temperature (plastic)	55°C to +150°C
Power Dissipation	1W
Short Circuit Output Current	50mA

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

#### **ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS**

(0°C  $\leq$  T<sub>A</sub>  $\leq$  70°C; Vcc = 3.3V  $\pm$ 0.3V)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		ViH	2.0	5.5	V	1, 2
Input Low (Logic 0) Voltage		VIL	-0.3	0.8	V	1, 2
Input Leakage Current	0V ≤ Vin ≤ Vcc	ILı	-1	1	μА	
Output Leakage Current	Output(s) disabled 0V ≤ Vouт ≤ Vcc	ILo	-1	1	μА	
Output High Voltage	Iон = -4.0mA	Vон	2.4		V	1
Output Low Voltage	IoL = 8.0mA	<b>V</b> OL		0.4	V	1
Supply Voltage		Vcc	3.0	3.6	V	1

					MAX								
DESCRIPTION	CONDITIONS	SYM	VER	TYP	-12	-15	-20	-25	-35	UNITS	NOTES		
Power Supply Current: Operating	CE ≤ VIL; VCC = MAX	Icc	STD	73	125	110	95	90	85	mA	3, 14		
Current: Operating outputs open $f = MAX = 1/{}^{t}RC$	ICC	Р	39	_	65	55	50	50	mA				
Power Supply Current: Standby	CE ≥ VIH; Vcc = MAX	ISB1	STD	17	35	30	25	25	25	mA	14		
Current. Standby	outputs open f = MAX = 1/ <sup>t</sup> RC			ISBI	Р	8	_	18	15	12	12	mA	14
	CE ≥ Vcc - 0.2V;		STD	1.0	3	3	3	3	5	mA	14		
	Vcc = MAX V <sub>IN</sub> ≥ Vcc - 0.2V or V <sub>IN</sub> ≤ Vss + 0.2V	ISB2	Р	300	_	750	750	750	1,500	μΑ	14		

#### **CAPACITANCE**

DESCRIPTION	CONDITIONS	SYMBOL	MAX	UNITS	NOTES
Input Capacitance	T <sub>A</sub> = 25°C; f = 1 MHz	Cı	6	pF	4
Output Capacitance	Vcc = 3.3V	Со	6	pF	4



#### **ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS**

(Note 5, 13) (0°C  $\leq$  T<sub>A</sub>  $\leq$  70°C; Vcc = 3.3V  $\pm$ 0.3V)

DESCRIPTION		-	12	-	15	-20		-25		-35			1
DESCRIPTION	SYM	MIN	MAX	UNITS	NOTES								
READ Cycle									L			<u> </u>	<u></u>
READ cycle time	tRC	12		15		20		25		35		ns	
Address access time	<sup>t</sup> AA		12		15		20		25		35	ns	
Chip Enable access time	<sup>t</sup> ACE		12		15		20		25		35	ns	
Output hold from address change	<sup>‡</sup> OH	3		3		3		3		3		ns	
Output hold from address change	tOH	_		4		4		4		4		ns	16
Chip Enable to output in Low-Z	†LZCE	3		3		3		3		3		ns	7
Chip Enable to output in Low-Z	tLZCE	_		4		4		4		4		ns	16
Chip disable to output in High-Z	tHZCE		6		8		9		9		15	ns	6, 7
Chip Enable to power-up time	t <sub>PU</sub>	0		0		0		0		0		ns	
Chip disable to power-down time	<sup>t</sup> PD		12		15		20		25		35	ns	
Output Enable access time	†AOE		6		7		8		8		12	ns	
Output Enable to output in Low-Z	tLZOE	0		0		0		0		0		ns	
Output disable to output in High-Z	tHZOE		6		6		7		7		10	ns	6
WRITE Cycle													
WRITE cycle time	tWC	12		15		20		25		35		ns	
Chip Enable to end of write	tCM.	8		10		12		15		20		ns	
Address valid to end of write	<sup>t</sup> AW	8		10		12		15		20		ns	
Address setup time	tAS.	0		0		0		0		0		ns	
Address hold from end of write	<sup>t</sup> AH	1		1		1		1		1		ns	
Address hold from end of write	<sup>t</sup> AH	_		0		0		0		0		ns	16
WRITE pulse width	tWP1	8		10		12		15		20		ns	
WRITE pulse width	tWP2	12		12		15		15		20		ns	
Data setup time	t <sub>DS</sub>	7		8		10		10		15		ns	
Data hold time	<sup>t</sup> DH	0		0		0		0		0		ns	
Write disable to output in Low-Z	<sup>t</sup> LZWE	3		3		3		3		3		ns	7
Write Enable to output in High-Z	tHZWE		6		7		8		10		12	ns	6, 7



#### **AC TEST CONDITIONS**

Input pulse levels	Vss to 3.0V
Input rise and fall times	3ns
Input timing reference levels	1.5V
Output reference levels	1,.5V
Output load	See Figures 1 and 2

# 0 353 +3.3V +3.3V 319 319 5 pF

Fig. 1 OUTPUT LOAD EQUIVALENT

Fig. 2 OUTPUT LOAD EQUIVALENT

#### **NOTES**

- 1. All voltages referenced to Vss (GND).
- 2. Overshoot: Vih ≤ +6.0V for t ≤ tRC/2 Undershoot: Vil ≥ -2.0V for t ≤ tRC/2 Power-up: Vih ≤ +6.0V and Vcc ≤ 3.1V for t ≤ 200msec.
- 3. Icc is dependent on output loading and cycle rates.
- 4. This parameter is sampled.
- 5. Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
- 6. <sup>t</sup>HZCE, <sup>t</sup>HZOE and <sup>t</sup>HZWE are specified with CL = 5pF as in Fig. 2. Transition is measured ±200mV from steady state voltage.
- At any given temperature and voltage condition, <sup>t</sup>HZCE is less than <sup>t</sup>LZCE and <sup>t</sup>HZWE is less than <sup>t</sup>LZWE.
- 8. WE is HIGH for READ cycle.


- 9. Device is continuously selected. All chip enables are held in their active state.
- 10. Address valid prior to, or coincident with, latest occurring chip enable.
- 11. <sup>t</sup>RC = Read Cycle Time.
- 12. Chip enable and write enable can initiate and terminate a WRITE cycle.
- Contact Micron for IT/AT/XT timing and current specifications; they may differ from the commercial temperature range specifications shown in this data sheet.
- 14. Typical values are measured at 3.3V,  $25^{\circ}$ C and 20ns cycle time for P, 15ns for STD.
- 15. Typical currents are measured at 25°C.
- 16. This timing specification is only valid for P (low power) parts.

#### DATA RETENTION ELECTRICAL CHARACTERISTICS (L and LP versions only)


DESCRIPTION	CONDITIONS	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Vcc for Retention Data		VDR	2			٧	
Data Retention Current L version	CE ≥ Vcc -0.2V Other inputs: VIN ≥ Vcc -0.2V or VIN ≤ Vss+0.2V Vcc = 2V	ICCDR		310	500	μА	15
Data Retention Current LP version	CE ≥ Vcc -0.2V Vcc = 2V	ICCDR		195	350	μА	15
Chip Deselect to Data Retention Time		tCDR	0	Na in in		ns	4
Operation Recovery Time		<sup>t</sup> R	tRC			ns	4, 11




#### **LOW Vcc DATA RETENTION WAVEFORM**



#### READ CYCLE NO. 18,9




#### READ CYCLE NO. 27,8,10






# WRITE CYCLE NO. 1 12 (Chip Enable Controlled)



# WRITE CYCLE NO. 27, 12 (Write Enable Controlled)




DON'T CARE
UNDEFINED

**NOTE:** Output enable (OE) is inactive (HIGH).



## WRITE CYCLE NO. 3 7, 12 (Write Enable Controlled)



**NOTE:** Output enable  $(\overline{OE})$  is active (LOW).