

# SRAM

# 64K x 4 SRAM

LOW VOLTAGE WITH OUTPUT  
ENABLE

## FEATURES

- All I/O pins are 5V tolerant
- High speed: 12, 15, 20, 25 and 35ns
- High-performance, low-power, CMOS double-metal process
- Single +3.3V  $\pm 0.3V$  power supply
- Easy memory expansion with  $\overline{CE}$  and  $\overline{OE}$  options
- All inputs and outputs are TTL-compatible
- Complies to JEDEC low-voltage TTL standards

## OPTIONS

- Timing
  - 12ns access
  - 15ns access
  - 20ns access
  - 25ns access
  - 35ns access

## MARKING

-12  
-15  
-20  
-25  
-35

- Packages

Plastic DIP (300 mil)  
Plastic SOJ (300 mil)

None  
DJ

- 2V data retention
- Low power

L  
P

- Temperature

Commercial (0°C to +70°C)    None  
Industrial (-40°C to +85°C)    IT  
Automotive (-40°C to +125°C)    AT  
Extended (-55°C to +125°C)    XT

- Part Number Example: MT5LC2565DJ-25 L

NOTE: Not all combinations of operating temperature, speed, data retention and low power are necessarily available. Please contact the factory for availability of specific part number combinations.

## GENERAL DESCRIPTION


The MT5LC2565 is organized as a 65,536 x 4 SRAM using a four-transistor memory cell with a high-speed, low-power CMOS process. Micron SRAMs are fabricated using double-layer metal, double-layer polysilicon technology.

For flexibility in high-speed memory applications, Micron offers chip enable ( $\overline{CE}$ ) and output enable ( $\overline{OE}$ ) with this organization. These enhancements can place the outputs in High-Z for additional flexibility in system design.


Writing to these devices is accomplished when write enable ( $\overline{WE}$ ) and  $\overline{CE}$  inputs are both LOW. Reading is accomplished when  $\overline{WE}$  remains HIGH and  $\overline{CE}$  and  $\overline{OE}$  go LOW. The device offers a reduced power standby mode

## PIN ASSIGNMENT (Top View)

### 28-Pin DIP (SA-4)



### 28-Pin SOJ (SD-2)




3.3 VOLT SRAM

when disabled. This allows system designers to meet low standby power requirements.

The "P" version provides a reduction in both operating current ( $I_{CC}$ ) and TTL standby current ( $I_{SB1}$ ). The latter is achieved through the use of gated inputs on the  $\overline{WE}$ ,  $\overline{OE}$  and address lines, which also facilitates the design of battery-backed systems. That is, the gated inputs simplify the design effort and circuitry required to protect against inadvertent battery current drain during power-down, when inputs may be at undefined levels.

All devices operate from a single +3.3V power supply and all inputs and outputs are fully TTL-compatible and 5V tolerant. These low-voltage parts are ideal for mixed 3.3V and 5V systems.

**FUNCTIONAL BLOCK DIAGRAM**



**TRUTH TABLE**

MODE	$\overline{OE}$	$\overline{CE}$	$\overline{WE}$	DQ	POWER
STANDBY	X	H	X	HIGH-Z	STANDBY
READ	L	L	H	Q	ACTIVE
NOT SELECTED	H	L	H	HIGH-Z	ACTIVE
WRITE	X	L	L	D	ACTIVE

### ABSOLUTE MAXIMUM RATINGS\*

Voltage on V <sub>CC</sub> Supply Relative to V <sub>SS</sub> .....	-0.5V to +4.6V
V <sub>IN</sub> .....	-0.5V to +6.0V
Storage Temperature (plastic) .....	-55°C to +150°C
Power Dissipation .....	1W
Short Circuit Output Current .....	50mA

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

### ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(0°C ≤ T<sub>A</sub> ≤ 70°C; V<sub>CC</sub> = 3.3V ±0.3V)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		V <sub>IH</sub>	2.0	5.5	V	1, 2
Input Low (Logic 0) Voltage		V <sub>IL</sub>	-0.3	0.8	V	1, 2
Input Leakage Current	0V ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>	I <sub>LI</sub>	-1	1	μA	
Output Leakage Current	Output(s) disabled 0V ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub>	I <sub>LO</sub>	-1	1	μA	
Output High Voltage	I <sub>OH</sub> = -4.0mA	V <sub>OH</sub>	2.4		V	1
Output Low Voltage	I <sub>OL</sub> = 8.0mA	V <sub>OL</sub>		0.4	V	1
Supply Voltage		V <sub>CC</sub>	3.0	3.6	V	1

DESCRIPTION	CONDITIONS	SYM	VER	TYP	MAX					UNITS	NOTES
					-12	-15	-20	-25	-35		
Power Supply Current: Operating	$\overline{CE} \leq V_{IL}$ ; V <sub>CC</sub> = MAX outputs open f = MAX = 1/4RC	I <sub>CC</sub>	STD	73	125	110	95	90	85	mA	3, 14
			P	39	—	65	55	50	50	mA	
Power Supply Current: Standby	$\overline{CE} \geq V_{IH}$ ; V <sub>CC</sub> = MAX outputs open f = MAX = 1/4RC	I <sub>SB1</sub>	STD	17	35	30	25	25	25	mA	14
			P	8	—	18	15	12	12	mA	14
	$\overline{CE} \geq V_{CC} - 0.2V$ ; V <sub>CC</sub> = MAX V <sub>IN</sub> ≥ V <sub>CC</sub> - 0.2V or V <sub>IN</sub> ≤ V <sub>SS</sub> + 0.2V	I <sub>SB2</sub>	STD	1.0	3	3	3	3	5	mA	14
			P	300	—	750	750	750	1,500	μA	14

### CAPACITANCE

DESCRIPTION	CONDITIONS	SYMBOL	MAX	UNITS	NOTES
Input Capacitance	T <sub>A</sub> = 25°C; f = 1 MHz V <sub>CC</sub> = 3.3V	C <sub>I</sub>	6	pF	4
Output Capacitance		C <sub>O</sub>	6	pF	4

**3.3 VOLT SRAM**

# **ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS**

(Note 5, 13) (0°C ≤ T<sub>A</sub> ≤ 70°C; V<sub>CC</sub> = 3.3V ±0.3V)

DESCRIPTION		-12		-15		-20		-25		-35			
	SYM	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
READ Cycle													
READ cycle time	<sup>t</sup> RC	12		15		20		25		35		ns	
Address access time	<sup>t</sup> AA		12		15		20		25		35	ns	
Chip Enable access time	<sup>t</sup> ACE		12		15		20		25		35	ns	
Output hold from address change	<sup>t</sup> OH	3		3		3		3		3		ns	
Output hold from address change	<sup>t</sup> OH	–		4		4		4		4		ns	16
Chip Enable to output in Low-Z	<sup>t</sup> LZCE	3		3		3		3		3		ns	7
Chip Enable to output in Low-Z	<sup>t</sup> LZCE	–		4		4		4		4		ns	16
Chip disable to output in High-Z	<sup>t</sup> HZCE		6		8		9		9		15	ns	6, 7
Chip Enable to power-up time	<sup>t</sup> PU	0		0		0		0		0		ns	
Chip disable to power-down time	<sup>t</sup> PD		12		15		20		25		35	ns	
Output Enable access time	<sup>t</sup> AOE		6		7		8		8		12	ns	
Output Enable to output in Low-Z	<sup>t</sup> LZOE	0		0		0		0		0		ns	
Output disable to output in High-Z	<sup>t</sup> HZOE		6		6		7		7		10	ns	6
WRITE Cycle													
WRITE cycle time	<sup>t</sup> WC	12		15		20		25		35		ns	
Chip Enable to end of write	<sup>t</sup> CW	8		10		12		15		20		ns	
Address valid to end of write	<sup>t</sup> AW	8		10		12		15		20		ns	
Address setup time	<sup>t</sup> AS	0		0		0		0		0		ns	
Address hold from end of write	<sup>t</sup> AH	1		1		1		1		1		ns	
Address hold from end of write	<sup>t</sup> AH	–		0		0		0		0		ns	16
WRITE pulse width	<sup>t</sup> WP1	8		10		12		15		20		ns	
WRITE pulse width	<sup>t</sup> WP2	12		12		15		15		20		ns	
Data setup time	<sup>t</sup> DS	7		8		10		10		15		ns	
Data hold time	<sup>t</sup> DH	0		0		0		0		0		ns	
Write disable to output in Low-Z	<sup>t</sup> LZWE	3		3		3		3		3		ns	7
Write Enable to output in High-Z	<sup>t</sup> HZWE		6		7		8		10		12	ns	6, 7

3.3 VOLT SRAM

## AC TEST CONDITIONS

Input pulse levels .....	V <sub>SS</sub> to 3.0V
Input rise and fall times .....	3ns
Input timing reference levels .....	1.5V
Output reference levels .....	1.5V
Output load .....	See Figures 1 and 2

## NOTES

1. All voltages referenced to V<sub>SS</sub> (GND).
2. Overshoot: V<sub>IH</sub> ≤ +6.0V for t ≤ t<sub>RC</sub>/2  
Undershoot: V<sub>IL</sub> ≥ -2.0V for t ≤ t<sub>RC</sub>/2  
Power-up: V<sub>IH</sub> ≤ +6.0V and V<sub>CC</sub> ≤ 3.1V for t ≤ 200msec.
3. I<sub>CC</sub> is dependent on output loading and cycle rates.
4. This parameter is sampled.
5. Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
6. t<sub>HZCE</sub>, t<sub>HZOE</sub> and t<sub>HZWE</sub> are specified with CL = 5pF as in Fig. 2. Transition is measured ±200mV from steady state voltage.
7. At any given temperature and voltage condition, t<sub>HZCE</sub> is less than t<sub>LZCE</sub> and t<sub>HZWE</sub> is less than t<sub>LZWE</sub>.
8.  $\overline{WE}$  is HIGH for READ cycle.




Fig. 1 OUTPUT LOAD EQUIVALENT




Fig. 2 OUTPUT LOAD EQUIVALENT


**3.3 VOLT SRAM**

9. Device is continuously selected. All chip enables are held in their active state.
10. Address valid prior to, or coincident with, latest occurring chip enable.
11. t<sub>RC</sub> = Read Cycle Time.
12. Chip enable and write enable can initiate and terminate a WRITE cycle.
13. Contact Micron for IT/AT/XT timing and current specifications; they may differ from the commercial temperature range specifications shown in this data sheet.
14. Typical values are measured at 3.3V, 25°C and 20ns cycle time for P, 15ns for STD.
15. Typical currents are measured at 25°C.
16. This timing specification is only valid for P (low power) parts.


## DATA RETENTION ELECTRICAL CHARACTERISTICS (L and LP versions only)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
V <sub>CC</sub> for Retention Data		V <sub>DR</sub>	2			V	
Data Retention Current L version	$\overline{CE} \geq V_{CC} - 0.2V$ Other inputs: V <sub>IN</sub> ≥ V <sub>CC</sub> - 0.2V or V <sub>IN</sub> ≤ V <sub>SS</sub> + 0.2V V <sub>CC</sub> = 2V	I <sub>CCDR</sub>		310	500	μA	15
Data Retention Current LP version	$\overline{CE} \geq V_{CC} - 0.2V$ V <sub>CC</sub> = 2V	I <sub>CCDR</sub>		195	350	μA	15
Chip Deselect to Data Retention Time		t <sub>CDR</sub>	0			ns	4
Operation Recovery Time		t <sub>R</sub>	t <sub>RC</sub>			ns	4, 11


**LOW  $V_{CC}$  DATA RETENTION WAVEFORM**



**READ CYCLE NO. 1 8, 9**




**READ CYCLE NO. 2 7, 8, 10**





DON'T CARE  
 UNDEFINED

**WRITE CYCLE NO. 1 <sup>12</sup>**  
**(Chip Enable Controlled)**




**WRITE CYCLE NO. 2 <sup>7, 12</sup>**  
**(Write Enable Controlled)**



**NOTE:** Output enable ( $\overline{OE}$ ) is inactive (HIGH).

**WRITE CYCLE NO. 3** <sup>7, 12</sup>  
(Write Enable Controlled)



**NOTE:** Output enable ( $\overline{OE}$ ) is active (LOW).