32-Pin TSOP



SRAM

256K x 4 SRAM

3.3V OPERATION WITH SINGLE CHIP ENABLE, REVOLUTIONARY PINOUT

32-Pin SOJ

FEATURES

OPTIONIC

Extended

- All I/O pins are 5V tolerant
- High speed: 15, 20 and 25ns
- Multiple center power and ground pins for greater noise immunity
- Easy memory expansion with \overline{CE} and \overline{OE} options
- Automatic $\overline{\text{CE}}$ power down
- All inputs and outputs are TTL-compatible
- High-performance, low-power, CMOS double-metal

MADIZINIO

XT

- Single $+3.3V \pm 0.3V$ power supply
- Fast OE access times: 10 and 12ns
- Complies to JEDEC low-voltage TTL standards

OPTIONS	MAKKING
Timing	
15ns access	-15
20ns access	-20
25ns access	-25
• Packages	
32-pin SOJ (400 mil)	DJ
32-pin TSOP (400 mil)	TG
2V data retention	, 'a L , , , .
Temperature	
Commercial (0°C to +70°C)	None
Industrial (-40°C to +85°C)	IT
Automotive (-40°C to +125°C) AT

(-55°C to +125°C) • Part Number Example: MT5LC256K4D4DI-20

NOTE: Not all combinations of operating temperature, speed, data retention and low power are necessarily available. Please contact the factory for availability of specific part number combinations.

GENERAL DESCRIPTION

The MT5LC256K4D4 is organized as a 262,144 x 4 SRAM using a four-transistor memory cell with a high-speed, lowpower CMOS process. Micron SRAMs are fabricated using double-layer metal, double-layer polysilicon technology.

This device offers multiple center power and ground pins for improved performance. For flexibility in high-speed memory applications, Micron offers chip enable ($\overline{\text{CE}}$) and output enable (OE) capability. This enhancement can place the outputs in High-Z for additional flexibility in system design.

PIN	ASS	GNN	IENT	(Top	Vie	W)


	(SD-5)		•	(SE-1)	-
NC C A3 C A1 C A1 C C C C C C C C C C C C C C C	11 12 13 14	32	NC H A3 H A2 H A1 H A0 H CE H Vcc H Vcs H DQ1 H Vc H A17 H A16 H A15 H A14 H NC H	1 O 2 3 4 5 6 6 7 8 9 10 111 12 13 14 15 16	32 31 30 29 28 27 26 25 24 23 22 21 20 19 18	111 A4 111 A5 111 A6 111 A7 111 A8 111 DQ4 111 Vsc 111 DQ3 111 A10 111 A12 111 A12 111 A12 111 A12 111 A12 111 A12
NC [16	17 NC				

Writing to these devices is accomplished when write enable (WE) and CE inputs are both LOW. Reading is accomplished when WE remains HIGH while output enable (\overline{OE}) and \overline{CE} are LOW. The device offers a reduced power standby mode when disabled. This allows system designers to achieve their low standby power requirements.

All devices operate from a single +3.3V power supply and all inputs and outputs are fully TTL-compatible and 5V tolerant. These low-voltage parts are ideal for mixed 3.3V and 5V systems.



FUNCTIONAL BLOCK DIAGRAM



TRUTH TABLE

MODE	ŌĒ	CE	WE	DQ	POWER
STANDBY	Χ	Н	Х	HIGH-Z	STANDBY
READ	L	L	Н	Q -	ACTIVE
NOT SELECTED	Н	L	Н	HIGH-Z	ACTIVE
WRITE	X	L	L	D	ACTIVE



PIN DESCRIPTIONS

SOJ AND TSOP PIN NUMBERS	SYMBOL	ТҮРЕ	DESCRIPTION
5, 4, 3, 2, 32, 31, 30, 29, 28, 22, 21, 20, 19, 18, 15, 14, 13, 12	A0-A17	Input	Address Inputs: These inputs determine which cell is addressed.
11	WE	Input	Write Enable: This input determines if the cycle is a READ or WRITE cycle. WE is LOW for a WRITE cycle and HIGH for a READ cycle.
6	CE	Input	Chip Enable: This active LOW input is used to enable the device. When $\overline{\text{CE}}$ is HIGH, the chip is disabled and automatically goes into standby power mode.
27	ŌĒ	Input	Output Enable: This active LOW input enables the output drivers.
7, 10, 23, 26	DQ1-DQ4	Input/ Output	SRAM Data I/O: Data inputs and tristate data outputs.
8, 24	Vcc	Supply	Power Supply: 3.3V ±0.3V
9, 25	Vss	Supply	Ground: GND
1, 16, 17	NC	-	No Connect: These signals are not internally connected.



ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc Supply Relative to	Vss0.5V to +4.6V
Vin	0.5V to +6.0V
Storage Temperature (plastic)	55°C to +150°C
Power Dissipation	1W
Short Circuit Output Current	50mA

*Stresses greater than those listed under "Absolute Maxi mum Ratings" may cause permanent damage to the device This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is no implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

 $(0^{\circ}C \le T_{A} \le 70^{\circ}C; Vcc = 3.3V \pm 0.3V)$

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		ViH	2.0	5.5	V	1, 2
Input Low (Logic 0) Voltage		VIL	-0.3	0.8	٧	1, 2
Input Leakage Current	0V ≤ Vin ≤ Vcc	ILı	-1	1	μА	
Output Leakage Current	Output Leakage Current Output(s) disabled 0V ≤ Vouт ≤ Vcc		-1	1	μА	
Output High Voltage	Iон = -4.0mA	Vон	2.4		٧	1
Output Low Voltage	IoL = 8.0mA	Vol		0.4	V	1
Supply Voltage		Vcc	3.0	3.6	٧	1

					MAX			
DESCRIPTION	CONDITIONS	SYMBOL	TYP	-15	-20	-25	UNITS	NOTES
Power Supply Current: Operating	CE ≤ Vit.; Vcc = MAX f = MAX = 1/ tRC outputs open	Icc	60	100	88	80	mA	3
Power Supply Current: Standby	CE ≥ V _{IH} ; V _{CC} = MAX f = MAX = 1/ ^t RC outputs open	ISB1	10	20	16	14	mA	
	<u>CE</u> ≥ Vcc -0.2V; Vcc = MAX V _{IN} ≤ Vss +0.2V or V _{IN} ≥ Vcc -0.2V; f = 0	ISB2	0.5	5	5	5	mA	

CAPACITANCE

DESCRIPTION	CONDITIONS	SYMBOL	MAX	UNITS	NOTES
Input Capacitance	T _A = 25°C; f = 1 MHz	Cı	6	pF	4
Output Capacitance	Vcc =3.3V	Co	6	pF	4



ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Note 5, 14) (0°C \leq T_A \leq 70°C; Vcc = 3.3V \pm 0.3V)

DESCRIPTION			-15	-20		-2	5		
	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
READ Cycle				,					
READ cycle time	tRC tRC	15		20		25		ns	
Address access time	^t AA		15		20		25	ns	
Chip Enable access time	tACE		15		20		25	ns	
Output hold from address change	tOH	4		5		5		ns	
Chip Enable to output in Low-Z	tLZCE	5		5		5		ns	7
Chip disable to output in High-Z	tHZCE		6		8		8	ns	6, 7
Chip Enable to power-up time	^t PU	0		0		0		ns	
Chip disable to power-down time	t _{PD}		15		20		25	ns	
Output Enable access time	†AOE		8		10		12	ns	
Output Enable to output in Low-Z	†LZ0E	0		0		0		ns	
Output disable to output in High-Z	tHZOE		6		8		8	ns	6
WRITE Cycle									
WRITE cycle time	tWC	15		20		25		ns	
Chip Enable to end of write	tCW	12		13		15		ns	
Address valid to end of write	^t AW	9		12		14		ns	
Address setup time	†AS	0		0		0		ns	
Address hold from end of write	^t AH	0		0		0		ns	
WRITE pulse width	tWP1	9		10		12		ns	
WRITE pulse width	tWP2	9		10	100	12		ns	
Data setup time	t _{DS}	8		10		10		ns	
Data hold time	tDH.	0		0		0	1	ns	80 P D
Write disable to output in Low-Z	tLZWE	1		1		1	201	ns	7
Write Enable to output in High-Z	tHZWE		6		8		8	ns	6.7



AC TEST CONDITIONS

Input pulse levels	Vss to 3.0V
Input rise and fall times	3ns
Input timing reference levels	1.5V
Output reference levels	1.5V
Output load	See Figures 1 and 2




Fig. 1 OUTPUT LOAD EQUIVALENT

Fig. 2 OUTPUT LOAD EQUIVALENT

NOTES

- 1. All voltages referenced to Vss (GND).
- 2. Overshoot: V_{IH} ≤ +6.0V for t ≤ ^tRC/2 Undershoot: V_{IL} ≥ -2.0V for t ≤ ^tRC/2 Power-up: V_{IH} ≤ +6.0V and V_{CC} ≤ 3.1V for t ≤ 200msec.
- 3. Icc is dependent on output loading and cycle rates. The specified value applies with the outputs unloaded, and $f = \frac{1}{{}^{t}RC\ (MIN)}Hz$.
- 4. This parameter is sampled.
- 5. Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
- tHZCE, tHZOE and tHZWE are specified with CL = 5pF as in Fig. 2. Transition is measured ±200mV from steady state voltage.
- At any given temperature and voltage condition, ^tHZCE is less than ^tLZCE, and ^tHZWE is less than ^tLZWE.


- 8. WE is HIGH for READ cycle.
- 9. Device is continuously selected. Chip enable and output enables are held in their active state.
- 10. Address valid prior to, or coincident with, latest occurring chip enable.
- 11. ^tRC = Read Cycle Time.
- 12. Chip enable and write enable can initiate and terminate a WRITE cycle.
- 13. The output will be in the High-Z state if output enable is high.
- 14. Contact Micron for IT/AT/XT timing and current specifications; they may differ from the commercial temperature range specifications shown in this data sheet
- 15. Typical currents are measured at 25°C.

DATA RETENTION ELECTRICAL CHARACTERISTICS (L and LP versions only)


DESCRIPTION	CONDITIONS		SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Vcc for Retention Data			VDR	2			V	
Data Retention Current L version LP version	$\overline{\text{CE}} \ge (\text{Vcc -0.2V})$ $\text{Vin} \ge (\text{Vcc -0.2V})$ $\text{or} \le 0.2\text{V}$	Vcc = 2V	ICCDR		TBD	TBD	μА	15
Chip Deselect to Data Retention Time			^t CDR	0			ns	4
Operation Recovery Time			^t R	^t RC			ns	4, 11




LOW Vcc DATA RETENTION WAVEFORM



READ CYCLE NO. 18,9




READ CYCLE NO. 27,8,10






WRITE CYCLE NO. 1 12 (Chip Enable Controlled)



WRITE CYCLE NO. 2 12 (Write Enable Controlled)




DON'T CARE

UNDEFINED

NOTE: Output enable (\overline{OE}) is inactive (HIGH).



WRITE CYCLE NO. 3^{7, 12, 13} (Write Enable Controlled)



NOTE: Output enable (OE) is active (LOW).

