



LPDDR5 SDRAM

**MT62F512M32D2, MT62F1G32D4, MT62F2G32D8, MT62F512M64D4,
MT62F1G64D8**

Features

- **Architecture**
 - 12.8 GB/s maximum bandwidth per channel
 - Frequency range: 800–5 MHz (data rate range per pin: 6400–40 Mb/s with WCK:CK = 4:1)
 - Selectable CKR (WCK:CK = 2:1 or 4:1)
- **LPDDR5 data interface**
 - Single x16 channel/die
 - Double-data-rate command/address entry
 - Differential command clocks (CK_t/CK_c) for high-speed operation
 - Differential data clocks (WCK_t/WCK_c)
 - Optional differential read strobe (RDQS_t/RDQS_c)
 - 16n-bit or 32n-bit prefetch architecture
 - 4KB page size with 8-bank (8B mode), 2KB page size with bank group (BG mode), or 16-bank (16B mode) operation
 - Command-selectable burst lengths (BL = 16 or 32) in bank group or 16-bank modes
 - Background ZQ calibration/command-based ZQ calibration
 - Optional link protection (link ECC)
 - Partial-array self refresh (PASR) and partial-array auto refresh (PAAR) with segment mask
- **Ultra-low-voltage core and I/O power supplies**
 - $V_{DD1} = 1.70\text{--}1.95\text{V}$; 1.8V NOM
 - $V_{DD2H} = 1.01\text{--}1.12\text{V}$; 1.05V NOM
 - $V_{DD2L} = V_{DD2H}$ or $0.87\text{--}0.97\text{V}$; 0.9V NOM
 - $V_{DDQ} = 0.5\text{V}$ NOM or 0.3V NOM (ODT off)
- **I/O characteristics**
 - Interface-LVSTL 0.5/0.3
 - I/O type: Low-swing single-ended, V_{SS} terminated
 - V_{OH} -compensated output drive
 - Programmable V_{SS} on-die termination (ODT)
 - Non target ODT support
 - DVFSQ support
- **Low power features**
 - DVFSC: Dynamic voltage frequency scaling core
 - Single-ended CK, single-ended WCK and single-ended RDQS
 - Data copy
 - Write X

Options

- $V_{DD1}/V_{DD2H}/V_{DD2L}/V_{DDQ}$ (ODTon)/ (ODTOff): 1.8V/1.05V/0.9V/0.5V/0.3V
- Array configuration
 - 512 Meg x 32 (2 channels x16 I/O)
 - 1 Gig x 32 (2 channels x16 I/O)
 - 2 Gig x 32 (2 channels x16 I/O)
 - 512 Meg x 64 (4 channels x16 I/O)
 - 1 Gig x 64 (4 channels x16 I/O)
- Device configuration
 - 512M16 × 2 die in package
 - 512M16 × 4 die in package
 - 512M16 × 8 die, 1024M8 × 8 die in package
- FBGA "green" package
 - 315-ball TFBA (12.4mm × 15.0mm, seated height: 1.1mm MAX, Ø0.48SMD)
 - 315-ball TFBA (12.4mm × 15.0mm, seated height: 1.1mm MAX, Ø0.48SMD)
 - 441-ball TFBA (14.0mm × 14.0mm, seated height: 1.1mm MAX, Ø0.44SMD)
- Speed grade, cycle time (t^*_{WCK})
 - 6400 Mb/s
- Operating temperature:
 - –25°C to +85°C
 - –40°C to +95°C
- Revision


Marking

F
512M32
1G32
2G32
512M64
1G64
D2
D4
D8
DR
DS
EK
-031
WT
IT
:B



Part Number Ordering Information

Figure 1: Part Number Chart



FBGA Part Marking Decoder

Due to space limitations, FBGA-packaged components have an abbreviated part marking that is different from the part number. Micron's FBGA part marking decoder is available at www.micron.com/decoder.

LPDDR5/LPDDR5X Data Sheet List

For general LPDDR5/LPDDR5X specifications, please refer to the data sheets below.

- General LPDDR5/LPDDR5X Specifications 1: Mode Registers
- General LPDDR5/LPDDR5X Specifications 2: AC/DC and Interface Specifications
- General LPDDR5/LPDDR5X Specifications 3: Features and Functionalities



Important Notes and Warnings

Micron Technology, Inc. ("Micron") reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions. This document supersedes and replaces all information supplied prior to the publication hereof. You may not rely on any information set forth in this document if you obtain the product described herein from any unauthorized distributor or other source not authorized by Micron.

Automotive Applications. Products are not designed or intended for use in automotive applications unless specifically designated by Micron as automotive-grade by their respective data sheets. Distributor and customer/distributor shall assume the sole risk and liability for and shall indemnify and hold Micron harmless against all claims, costs, damages, and expenses and reasonable attorneys' fees arising out of, directly or indirectly, any claim of product liability, personal injury, death, or property damage resulting directly or indirectly from any use of non-automotive-grade products in automotive applications. Customer/distributor shall ensure that the terms and conditions of sale between customer/distributor and any customer of distributor/customer (1) state that Micron products are not designed or intended for use in automotive applications unless specifically designated by Micron as automotive-grade by their respective data sheets and (2) require such customer of distributor/customer to indemnify and hold Micron harmless against all claims, costs, damages, and expenses and reasonable attorneys' fees arising out of, directly or indirectly, any claim of product liability, personal injury, death, or property damage resulting from any use of non-automotive-grade products in automotive applications.

Critical Applications. Products are not authorized for use in applications in which failure of the Micron component could result, directly or indirectly in death, personal injury, or severe property or environmental damage ("Critical Applications"). Customer must protect against death, personal injury, and severe property and environmental damage by incorporating safety design measures into customer's applications to ensure that failure of the Micron component will not result in such harms. Should customer or distributor purchase, use, or sell any Micron component for any critical application, customer and distributor shall indemnify and hold harmless Micron and its subsidiaries, subcontractors, and affiliates and the directors, officers, and employees of each against all claims, costs, damages, and expenses and reasonable attorneys' fees arising out of, directly or indirectly, any claim of product liability, personal injury, or death arising in any way out of such critical application, whether or not Micron or its subsidiaries, subcontractors, or affiliates were negligent in the design, manufacture, or warning of the Micron product.

Customer Responsibility. Customers are responsible for the design, manufacture, and operation of their systems, applications, and products using Micron products. ALL SEMICONDUCTOR PRODUCTS HAVE INHERENT FAILURE RATES AND LIMITED USEFUL LIVES. IT IS THE CUSTOMER'S SOLE RESPONSIBILITY TO DETERMINE WHETHER THE MICRON PRODUCT IS SUITABLE AND FIT FOR THE CUSTOMER'S SYSTEM, APPLICATION, OR PRODUCT. Customers must ensure that adequate design, manufacturing, and operating safeguards are included in customer's applications and products to eliminate the risk that personal injury, death, or severe property or environmental damages will result from failure of any semiconductor component.

Limited Warranty. In no event shall Micron be liable for any indirect, incidental, punitive, special or consequential damages (including without limitation lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort, warranty, breach of contract or other legal theory, unless explicitly stated in a written agreement executed by Micron's duly authorized representative.



General Notes

Throughout the data sheet, figures and text refer to DQs as DQ. DQ should be interpreted as any or all DQs collectively, unless specifically stated otherwise.

RDQS, CK, and WCK should be interpreted as RDQS_t, RDQS_c, CK_t, CK_c, and WCK_t, WCK_c respectively unless specifically stated otherwise. CA includes all CA pins used for a given density.

In timing diagrams, CMD is used as an indicator only. Actual signals occur on CA[6:0].

V_{REF} indicates $V_{REF(CA)}$ and $V_{REF(DQ)}$.

Complete functionality is described throughout the entire document. Any page or diagram may have been simplified to convey a topic and may not be inclusive of all requirements.

Any specific requirement takes precedence over a general statement.

Any functionality not specifically stated herein is considered undefined, illegal, is not supported, and will result in unknown operation.



Device Configuration

Table 1: Die Organization in the Package (Dual Channel)

Die Organization	512M32 (16 Gb/package)	1G32 (32 Gb/package)	2G32 (64 Gb/package)
Channel A, rank 0	x16 mode × 1 die	x16 mode × 1 die	x8 mode × 2 die
Channel B, rank 0	x16 mode × 1 die	x16 mode × 1 die	x8 mode × 2 die
Channel A, rank 1	–	x16 mode × 1 die	x8 mode × 2 die
Channel B, rank 1	–	x16 mode × 1 die	x8 mode × 2 die

Notes: 1. Refer to the Package Block Diagram section in this data sheet.

Table 2: Die Organization in the Package (Quad Channel)

Die Organization	512M64 (32 Gb/package)	1G64 (64 Gb/package)
Channel A, rank 0	x16 mode × 1 die	x16 mode × 1 die
Channel B, rank 0	x16 mode × 1 die	x16 mode × 1 die
Channel C, rank 0	x16 mode × 1 die	x16 mode × 1 die
Channel D, rank 0	x16 mode × 1 die	x16 mode × 1 die
Channel A, rank 1	–	x16 mode × 1 die
Channel B, rank 1	–	x16 mode × 1 die
Channel C, rank 1	–	x16 mode × 1 die
Channel D, rank 1	–	x16 mode × 1 die

Notes: 1. Refer to the Package Block Diagram section in this data sheet.

Table 3: Die Addressing

Description	512M32 (16 Gb/package)/ 1G32 (32 Gb/package)/ 512M64 (32 Gb/package)/ 1G64 (64 Gb/package)			2G32 (64 Gb/package)		
	BG mode	16B mode	8B mode	BG mode	16B mode	8B mode
Density per die	8Gb			8Gb		
Bits	8,589,934,592			8,589,934,592		
Configuration	32Mb × 16 DQ × 4 banks × 4BG	32Mb × 16 DQ × 16 banks	64Mb × 16 DQ × 8 banks	64Mb × 8DQ × 4 banks × 4BG	64Mb × 8DQ × 16 banks	128Mb × 8DQ × 8 banks
Number of banks	4	16	8	4	16	8
Number of bank groups	4	1	1	4	1	1
Array prefetch bits	256	256	512	128	128	256
Rows per bank	32,768			65,536		
Columns	64			64		
Page size (bytes)	2048	2048	4096	1024	1024	2048
Native burst length	16	16	32	16	16	32



LPDDR5 SDRAM Refresh Requirement Parameters

Table 3: Die Addressing (Continued)

Description	512M32 (16 Gb/package)/ 1G32 (32 Gb/package)/ 512M64 (32 Gb/package)/ 1G64 (64 Gb/package)			2G32 (64 Gb/package)		
	Number of I/Os	16			8	
Bank address	BA[1:0]	BA[3:0]	BA[2:0]	BA[1:0]	BA[3:0]	BA[2:0]
Bank group address	BG[1:0]	–	–	BG[1:0]	–	–
Row address	R[14:0]			R[15:0]		
Column address	C[5:0]			C[5:0]		
Burst address	B[3:0]	B[3:0]	B[4:0]	B[3:0]	B[3:0]	B[4:0]
Burst starting address boundary	128-bit			128-bit		

Notes: 1. Refer to the SDRAM Addressing section in General LPDDR5 Specifications 3.

Refresh Requirement Parameters

Table 4: Refresh Requirement Parameters

Parameter	Symbol	8Gb Die		Unit
		BG and 16B Mode	8B Mode	
REFRESH cycle time (all banks)	t_{RFCab}	210	210	ns
REFRESH cycle time (per bank)	t_{RFCpb}	120	120	ns
Per bank refresh to per bank refresh time (different bank)	$t_{PBR2PBR}$	90	90	ns
Per bank refresh to ACTIVATE command time (different bank)	$t_{PBR2ACT}$	7.5	10	ns


Notes: 1. This table only describes refresh parameters that are density dependent. Refer to Refresh Requirement section in General LPDDR5/LPDDR5X Specifications 3 for all refresh parameters.



Package Block Diagrams


Dual Die, Dual Channel

Figure 2: Dual-Die, Dual-Channel Package Block Diagram



Quad Die, Dual Channel


Figure 3: Quad-Die, Dual-Channel Package Block Diagram





Eight Die, Dual Channel


Figure 4: Eight-Die, Dual-Channel Package Block Diagram





Quad Die, Quad Channel


Figure 5: Quad-Die, Quad-Channel Package Block Diagram





Eight Die, Quad Channel

Figure 6: Eight-Die, Quad-Channel Package Block Diagram





Ball Assignments and Descriptions

Table 5: 441-Ball/Pad Descriptions

Symbol	Type	Description
CK_t[A:D] CK_c[A:D]	Input	Clock: CK_t and CK_c are differential clock inputs. All double data rate (DDR) command/address inputs are sampled on both crossing points of CK_t and CK_c. The first crossing point is the rising (falling) edge of CK_t (CK_c) and second crossing point is falling (rising) edge of CK_t (CK_c). Single data rate (SDR) inputs, CS is sampled on the crossing point that is the rising (falling) edge of CK_t (CK_c).
CS0[A:D], CS1[A:D]	Input	Chip select: CS is part of the command code, and is sampled on the rising (falling) edge of CK_t (CK_c) unless the device is in power-down or deep sleep mode where it becomes an asynchronous signal. Each rank (0, 1) has its own CS signals. CS1[A:D] become NC pins in a single-rank package.
CA[6:0][A:D]	Input	Command/address inputs: Provide the command and address inputs according to the command truth table.
WCK[1:0]_t[A:D] WCK[1:0]_c[A:D]	Input	Data clock: WCK_t and WCK_c are differential clock inputs used for WRITE data capture and READ data output.
DQ[15:0][A:D]	I/O	Data input/output: Bidirectional data bus.
RDQS[1:0]_t[A:D] RDQS[1:0]_c[A:D]	I/O Output	Read data strobe: RDQS_t and RDQS_c are differential output clock signals used to strobe data during a READ operation. RDQS_t is also used as a parity pin during write link protection enabled. Each byte of data has RDQS_t and RDQS_c signals.
DMI[1:0][A:D]	I/O	Data mask inversion: DMI serves multiple functions such as data mask (DM), data bus inversion (DBI), and parity at READ with ECC operation by setting the mode register. DMI is a bidirectional signal and each byte of data has a DMI signal.
ZQ_A_C, ZQ_B_D	Reference	ZQ calibration reference: Used to calibrate the output drive strength and the termination resistance. The ZQ pin should be connected to V _{DDQ} through a 240Ω ±1% resistor.
V _{DDQ} , V _{DD1} , V _{DD2H} , V _{DD2L}	Supply	Power supplies: Isolated on the die for improved noise immunity.
V _{SS}	Supply	Ground reference: Power supply ground reference.
RESET_n	Input	Reset: When asserted LOW, the RESET pin resets the die. Reset is an asynchronous signal.
NC	–	No connect: Not internally connected.




Micron Confidential and Proprietary

LPDDR5 SDRAM
Ball Assignments and Descriptions

Figure 7: 441-Ball Quad-Channel FBGA

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	
A	V _{SS}	V _{SS}	V _{DD1}	V _{DD2L}	V _{SS}	V _{DD2H}	V _{DD1}	V _{SS}	V _{DD2L}	V _{DD2H}	V _{DD2H}	V _{SS}	V _{DD1}	V _{DD2L}	V _{SS}	V _{DD2H}	V _{DD1}	V _{SS}	V _{DD2L}	V _{SS}	V _{SS}	A
B	V _{SS}	DQ0_A	V _{SS}	DQ3_A	V _{DD2H}	V _{SS}	DQ11_A	DQ9_A	DQ8_A	V _{SS}	V _{DD2H}	DQ0_C	V _{SS}	DQ3_C	V _{DD2H}	V _{SS}	DQ11_C	DQ9_C	DQ8_C	RFU	V _{SS}	B
C	V _{DD2H}	V _{SS}	DQ2_A	V _{DDQ}	CA0_A	V _{DD2H}	V _{SS}	DQ10_A	V _{DDQ}	V _{DD2H}	V _{SS}	V _{SS}	DQ2_C	V _{DDQ}	CA0_C	V _{DD2H}	V _{SS}	DQ10_C	V _{DDQ}	V _{DD2H}	V _{DD2H}	C
D	V _{SS}	DQ1_A	WCK0_c_A	V _{SS}	CA1_A	CS0_A	V _{DDQ}	V _{SS}	WCK1_t_A	V _{DD2H}	V _{DDQ}	DQ1_C	WCK0_c_C	V _{SS}	CA1_C	CS0_C	V _{DDQ}	V _{SS}	WCK1_t_C	V _{DDQ}	V _{SS}	D
E	V _{DDQ}	RDQ50_c_A	V _{SS}	WCK0_t_A	V _{SS}	CS1_A	V _{SS}	WCK1_c_A	DMI1_A	V _{SS}	V _{DDQ}	RDQ50_c_C	V _{SS}	WCK0_t_C	V _{SS}	CS1_C	V _{SS}	WCK1_c_C	DMI1_C	V _{SS}	V _{DD2H}	E
F	V _{DDQ}	RDQ50_t_A	V _{SS}	V _{DDQ}	V _{SS}	CA2_A	V _{SS}	RDQ51_t_A	V _{SS}	V _{DDQ}	V _{SS}	RDQ50_t_C	V _{SS}	V _{DDQ}	V _{SS}	CA2_C	V _{SS}	RDQ51_t_C	V _{SS}	V _{DDQ}	V _{DD2H}	F
G	V _{SS}	DQ4_A	V _{DDQ}	DMI0_A	RFU	RFU	CA6_A	V _{SS}	RDQ51_c_A	V _{SS}	V _{DDQ}	DMI0_C	V _{DDQ}	DQ4_C	RFU	RFU	CA6_C	V _{SS}	RDQ51_c_C	V _{SS}	V _{SS}	G
H	V _{DD2L}	V _{SS}	DQ5_A	V _{SS}	CK_t_A	V _{SS}	CA5_A	V _{DDQ}	V _{SS}	DQ12_A	V _{SS}	V _{SS}	DQ5_C	V _{SS}	CK_t_C	V _{SS}	CA5_C	V _{DDQ}	V _{SS}	DQ12_C	V _{DD2L}	H
J	V _{DD2H}	DQ6_A	DQ7_A	V _{DD2H}	V _{SS}	CK_c_A	V _{SS}	DQ14_A	DQ13_A	V _{SS}	V _{DD2L}	DQ6_C	DQ7_C	V _{DD2L}	ZQ_A_C	CK_c_C	V _{SS}	DQ14_C	DQ13_C	V _{SS}	V _{DD2H}	J
K	V _{SS}	V _{DD2H}	V _{DD2H}	V _{DD2H}	V _{SS}	CA3_A	CA4_A	V _{DD2L}	V _{SS}	DQ15_A	V _{DD2H}	V _{DD2H}	V _{DD2H}	V _{DD2H}	V _{SS}	CA3_C	CA4_C	V _{DD2H}	V _{SS}	DQ15_C	V _{SS}	K
L	V _{DD2H}	V _{DD2L}	V _{DD2L}	V _{DD2H}	V _{DD2L}	V _{DD2H}	V _{SS}	V _{DD2H}	V _{DD2H}	V _{SS}	V _{SS}	V _{SS}	V _{DD2H}	V _{DD2H}	V _{SS}	V _{DD2H}	V _{DD2L}	V _{DD2H}	V _{DD2L}	V _{DD2L}	V _{DD2H}	L
M	V _{SS}	DQ15_B	V _{SS}	V _{DD2H}	CA4_B	CA3_B	V _{SS}	V _{DD2H}	V _{DD2H}	V _{DD2H}	V _{DD2H}	DQ15_D	V _{SS}	V _{DD2L}	CA4_D	CA3_D	V _{SS}	V _{DD2H}	V _{DD2H}	V _{DD2H}	V _{SS}	M
N	V _{DD2H}	V _{SS}	DQ13_B	DQ14_B	V _{SS}	CK_c_B	ZQ_B_D	V _{DD2L}	DQ7_B	DQ6_B	V _{DD2L}	V _{SS}	DQ13_D	DQ14_D	V _{SS}	CK_c_D	V _{SS}	V _{DD2H}	DQ7_D	DQ6_D	V _{DD2H}	N
P	V _{DD2L}	DQ12_B	V _{SS}	V _{DDQ}	CA5_B	V _{SS}	CK_t_B	V _{SS}	DQ5_B	V _{SS}	V _{SS}	DQ12_D	V _{SS}	V _{DDQ}	CA5_D	V _{SS}	CK_t_D	V _{SS}	DQ5_D	V _{SS}	V _{DD2L}	P
R	V _{SS}	V _{SS}	RDQ51_c_B	V _{SS}	CA6_B	RFU	RFU	DQ4_B	V _{DDQ}	DMI0_B	V _{DDQ}	V _{SS}	RDQ51_c_D	V _{SS}	CA6_D	RFU	RFU	DMI0_D	V _{DDQ}	DQ4_D	V _{SS}	R
T	V _{DD2H}	V _{DDQ}	V _{SS}	RDQ51_t_B	V _{SS}	CA2_B	V _{SS}	V _{DDQ}	V _{SS}	RDQ50_t_B	V _{SS}	V _{DDQ}	V _{SS}	RDQ51_t_D	V _{SS}	CA2_D	V _{SS}	V _{DDQ}	V _{SS}	RDQ50_t_D	V _{DDQ}	T
U	V _{DD2H}	V _{SS}	DMI1_B	WCK1_c_B	V _{SS}	CS1_B	V _{SS}	WCK0_t_B	V _{SS}	RDQ50_c_B	V _{DDQ}	V _{SS}	DMI1_D	WCK1_c_D	V _{SS}	CS1_D	V _{SS}	WCK0_t_D	V _{SS}	RDQ50_c_D	V _{DDQ}	U
V	V _{SS}	V _{DDQ}	WCK1_t_B	V _{SS}	V _{DDQ}	CS0_B	CA1_B	V _{SS}	WCK0_c_B	DQ1_B	V _{DDQ}	V _{DD2H}	WCK1_t_D	V _{SS}	V _{DDQ}	CS0_D	CA1_D	V _{SS}	WCK0_c_D	DQ1_D	V _{SS}	V
W	V _{DD2H}	V _{DD2H}	V _{DDQ}	DQ10_B	V _{SS}	V _{DD2H}	CA0_B	V _{DDQ}	DQ2_B	V _{SS}	V _{SS}	V _{DD2H}	V _{DDQ}	DQ10_D	V _{SS}	V _{DD2H}	CA0_D	V _{DDQ}	DQ2_D	V _{SS}	V _{DD2H}	W
Y	V _{SS}	RESET_N	DQ8_B	DQ9_B	DQ11_B	V _{SS}	V _{DD2H}	DQ3_B	V _{SS}	DQ0_B	V _{DD2H}	V _{SS}	DQ8_D	DQ9_D	DQ11_D	V _{SS}	V _{DD2H}	DQ3_D	V _{SS}	DQ0_D	V _{SS}	Y
AA	V _{SS}	V _{SS}	V _{DD2L}	V _{SS}	V _{DD1}	V _{DD2H}	V _{SS}	V _{DD2L}	V _{DD1}	V _{SS}	V _{DD2H}	V _{DD2H}	V _{DD2L}	V _{SS}	V _{DD1}	V _{DD2H}	V _{SS}	V _{DD2L}	V _{DD1}	V _{SS}	V _{SS}	AA

Top View (ball down)





Ball Assignments and Descriptions

Table 6: 315-Ball/Pad Descriptions

Symbol	Type	Description
CK_t_[A:B] CK_c_[A:B]	Input	Clock: CK_t and CK_c are differential clock inputs. All double data rate (DDR) command/address inputs are sampled on both crossing points of CK_t and CK_c. The first crossing point is the rising (falling) edge of CK_t (CK_c) and second crossing point is falling (rising) edge of CK_t (CK_c). Single data rate (SDR) inputs, CS is sampled on the crossing point that is the rising (falling) edge of CK_t (CK_c).
CS0_[A:B], CS1_[A:B]	Input	Chip select: CS is part of the command code, and is sampled on the rising (falling) edge of CK_t (CK_c) unless the device is in power-down or deep sleep mode where it becomes an asynchronous signal. Each rank (0, 1) has its own CS signals. CS1_[A:B] become NC pins in a single-rank package.
CA[6:0]_[A:B]	Input	Command/address inputs: Provide the command and address inputs according to the command truth table.
WCK[1:0]_t_[A:B] WCK[1:0]_c_[A:B]	Input	Data clock: WCK_t and WCK_c are differential clock inputs used for write data capture and read data output.
DQ[15:0]_[A:B]	I/O	Data input/output: Bidirectional data bus.
RDQS[1:0]_t_[A:B] RDQS[1:0]_c_[A:B]	I/O Output	Read data strobe: RDQS_t and RDQS_c are differential output clock signals used to strobe data during a READ operation. RDQS_t is also used as a parity pin during write link protection enabled. Each byte of data has RDQS_t and RDQS_c signals.
DMI[1:0]_[A:B]	I/O	Data mask inversion: DMI serves multiple functions such as data mask (DM), data bus inversion (DBI), and parity at READ with ECC operation by setting the mode register. DMI is a bidirectional signal and each byte of data has a DMI signal.
ZQ_A	Reference	ZQ calibration reference: Used to calibrate the output drive strength and the termination resistance. The ZQ pin should be connected to V _{DDQ} through a 240Ω ±1% resistor.
V _{DDQ} , V _{DD1} , V _{DD2H} , V _{DD2L}	Supply	Power supplies: Isolated on the die for improved noise immunity.
V _{SS}	Supply	Ground reference: Power supply ground reference.
RESET_n	Input	Reset: When asserted LOW, the RESET pin resets the die. Reset is an asynchronous signal.
NC	–	No connect: Not internally connected.



LPDDR5 SDRAM Ball Assignments and Descriptions

Figure 8: 315-Ball Dual-Channel Discrete FBGA

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	
A	NC	NC	V _{DDQ}	DMI0_A	V _{SS}	V _{DD2L}	V _{DD2H}	V _{DD2H}	V _{DD2H}	V _{DD2L}	V _{SS}	DMI1_A	V _{DDQ}	NC	NC	A
B	NC	V _{DDQ}	RDQS0_t_A	V _{SS}	DQ4_A	V _{DD2L}	V _{DD2H}	V _{SS}	V _{DD2H}	V _{DD2L}	DQ12_A	V _{SS}	RDQS1_t_A	V _{DDQ}	NC	B
C	V _{DD1}	DQ1_A	V _{DDQ}	RDQS0_c_A	V _{SS}	DQ5_A	V _{DD2H}	V _{SS}	V _{DD2H}	DQ13_A	V _{SS}	RDQS1_c_A	V _{DDQ}	DQ9_A	V _{DD1}	C
D	DQ0_A	V _{SS}	DQ3_A	V _{DDQ}	WCK0_c_A	V _{SS}	V _{SS}	V _{DD2H}	V _{SS}	V _{SS}	WCK1_c_A	V _{DDQ}	DQ11_A	V _{SS}	DQ8_A	D
E	V _{SS}	DQ2_A	V _{SS}	WCK0_t_A	V _{DDQ}	DQ6_A	V _{DD2H}	V _{SS}	V _{DD2H}	DQ14_A	V _{DDQ}	WCK1_t_A	V _{SS}	DQ10_A	V _{SS}	E
F	V _{DDQ}	V _{SS}	V _{DDQ}	V _{DDQ}	DQ7_A	V _{DD2H}	V _{DD2H}	V _{SS}	V _{DD2H}	V _{DD2H}	DQ15_A	V _{DDQ}	V _{DDQ}	V _{SS}	V _{DDQ}	F
G	V _{DDQ}	V _{DDQ}	V _{SS}	CA0_A	V _{SS}	CS1_A	V _{SS}	CA2_A	V _{SS}	CA4_A	V _{SS}	CA6_A	V _{SS}	V _{DDQ}	V _{DDQ}	G
H	RESET_N	V _{DD2L}	V _{SS}	V _{SS}	CA1_A	V _{SS}	CS0_A	V _{SS}	CK_t_A	V _{SS}	CA3_A	V _{SS}	CA5_A	V _{DD2L}	ZQ_A	H
J	V _{SS}	V _{DD2L}	V _{SS}	RFU	V _{DD2H}	RFU	V _{SS}	V _{SS}	CK_c_A	V _{SS}	V _{DD2H}	V _{SS}	V _{SS}	V _{DD2L}	V _{SS}	J
K	V _{DD2H}	V _{DD2H}	V _{DD2H}	V _{DD2H}	V _{DD2H}	V _{DD2H}	V _{SS}	V _{SS}	V _{SS}	V _{DD2H}	V _{DD2H}	V _{DD2H}	V _{DD2H}	V _{DD2H}	V _{DD2H}	K
L	V _{SS}	V _{SS}	V _{SS}	V _{SS}	V _{SS}	V _{DD2H}	V _{DD2H}	V _{DD2H}	V _{DD2H}	V _{DD2H}	V _{SS}	V _{SS}	V _{SS}	V _{SS}	V _{SS}	L
M	V _{DD2H}	V _{DD2H}	V _{DD2H}	V _{DD2H}	V _{DD2H}	V _{DD2H}	V _{SS}	V _{SS}	V _{SS}	V _{DD2H}	V _{DD2H}	V _{DD2H}	V _{DD2H}	V _{DD2H}	V _{DD2H}	M
N	V _{SS}	V _{DD2L}	V _{SS}	V _{SS}	V _{DD2H}	V _{SS}	CK_c_B	V _{SS}	V _{SS}	V _{SS}	V _{DD2H}	V _{SS}	V _{SS}	V _{DD2L}	V _{SS}	N
P	RFU	V _{DD2L}	CA5_B	V _{SS}	CA3_B	V _{SS}	CK_t_B	V _{SS}	CS0_B	V _{SS}	CA1_B	V _{SS}	V _{SS}	V _{DD2L}	RFU	P
R	V _{DDQ}	V _{DDQ}	V _{SS}	CA6_B	V _{SS}	CA4_B	V _{SS}	CA2_B	V _{SS}	CS1_B	V _{SS}	CA0_B	V _{SS}	V _{DDQ}	V _{DDQ}	R
T	V _{DDQ}	V _{SS}	V _{DDQ}	V _{DDQ}	DQ15_B	V _{DD2H}	V _{DD2H}	V _{SS}	V _{DD2H}	V _{DD2H}	DQ7_B	V _{DDQ}	V _{DDQ}	V _{SS}	V _{DDQ}	T
U	V _{SS}	DQ10_B	V _{SS}	WCK1_t_B	V _{DDQ}	DQ14_B	V _{DD2H}	V _{SS}	V _{DD2H}	DQ6_B	V _{DDQ}	WCK0_t_B	V _{SS}	DQ2_B	V _{SS}	U
V	DQ8_B	V _{SS}	DQ11_B	V _{DDQ}	WCK1_c_B	V _{SS}	V _{SS}	V _{DD2H}	V _{SS}	V _{SS}	WCK0_c_B	V _{DDQ}	DQ3_B	V _{SS}	DQ0_B	V
W	V _{DD1}	DQ9_B	V _{DDQ}	RDQS1_c_B	V _{SS}	DQ13_B	V _{DD2H}	V _{SS}	V _{DD2H}	DQ5_B	V _{SS}	RDQS0_c_B	V _{DDQ}	DQ1_B	V _{DD1}	W
Y	NC	V _{DDQ}	RDQS1_t_B	V _{SS}	DQ12_B	V _{DD2L}	V _{DD2H}	V _{SS}	V _{DD2H}	V _{DD2L}	DQ4_B	V _{SS}	RDQS0_t_B	V _{DDQ}	NC	Y
AA	NC	NC	V _{DDQ}	DMI1_B	V _{SS}	V _{DD2L}	V _{DD2H}	V _{DD2H}	V _{DD2H}	V _{DD2L}	V _{SS}	DMI0_B	V _{DDQ}	NC	NC	AA

Top View (ball down)


 V _{SS}	 V _{DD1}	 V _{DD2H}	 V _{DD2L}	 V _{DDQ}	 CK	 RDQS	 WCK	 DQ,DMI	 CA, CS, ZQ, RESET	 NC, RFU
--	--	---	--	---	---	--	---	---	---	---



Package Dimensions

315-Ball Package (Package Code: DR)

Figure 9: 315-Ball TFBGA – 12.4mm × 15mm (Package Code: DR)




- Notes: 1. All dimensions are in millimeters.
2. Solder ball composition: SAC302 with NiAu pads (Sn-3Ag-0.2Cu)



315-Ball Package (Package Code: DS)

Figure 10: 315-Ball TFBGA – 12.4mm × 15mm (Package Code: DS)




- Notes: 1. All dimensions are in millimeters.
2. Solder ball composition: SACQ with CuOSP pads (Sn-4Ag-0.5Cu-3Bi-0.05Ni)



441-Ball Package (Package Code: EK)

Figure 11: 441-Ball TFBGA – 14.0mm x 14.0mm (Package Code: EK)



- Notes: 1. All dimensions are in millimeters.
2. Solder ball composition: SACQ with CuOSP pads (Sn- 4Ag-0.5Cu-3Bi-0.05Ni)



Product-Specific Mode Register Definition

Table 7: Mode Register Contents

Mode Register	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0	
MR0			Unified NT ODT behavior mode	DMI output behavior mode	Optimized refresh mode	Enhanced WCK always-on mode	Latency mode	NT ODT timing mode	
	OP[0] = 1b: Device supports different NT ODT latency for DQ and RDQS								
	OP[1] = 0b: Device supports x16 mode latency 1b: Device supports byte mode latency								
	OP[2] = 1b: Device supports enhanced WCK always-on mode								
	OP[3] = 1b: Device supports optimized refresh mode								
	OP[4] = 1b: Device supports both DMI behavior mode 1 and 2 and mode selection								
	OP[5] = 1b: The NT ODT behavior follows the unified NT ODT behavior								
MR5	Manufacturer ID								
	1111 1111b : Micron								
MR6	Revision ID1								
	0000 0110b								
MR8	I/O width		Density						
	OP[7:6] = 00b: x16 OP[7:6] = 01b: x8		OP[5:2] = 0100b: 8Gb						
MR13						VRO			
	OP[2] = 0b: Normal operation (default) 1b: Output the $V_{REF(CA)}$ value on DQ7 and $V_{REF(DQ)}$ value on DQ6								
MR19			WCK2DQ OSC FM						
	OP[5] = 1b: WCK2DQ OSC FM supported								
MR21	WXS				ODTD-CSFS	WXFS	RDCFS	WDCFS	
	OP[0] = 1b: WRITE DATA COPY function supported								
	OP[1] = 1b: READ DATA COPY function supported								
	OP[2] = 1b: WRITE X function supported								
	OP[3] = 1b: Device ODTD-CS is supported								
	OP[7] = 1b: Data to be written can be selected with 0 and 1								
MR22	RECC		WECC						
	OP[5:4] = 00b: Write link ECC disabled (default) 01b: Write link ECC enabled (See Note 3)								
	OP[7:6] = 00b: Read link ECC disabled (default) 01b: Read link ECC enabled (See Note 3)								
MR24	DFES								
	OP[7] = 1b: DFE is supported								



LPDDR5 SDRAM Product-Specific Mode Register Definition

Table 7: Mode Register Contents (Continued)

Mode Register	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
MR26		RDQSTFS						
	OP[6] = 1b: Read/write-based RDQS_t TRAINING function supported							
MR27								RFM
	OP[0] = 0b: RFM not required							
MR43		SBEC Rule						
	OP[6] = 1b: Simultaneous SBE on each DQ byte and DMI are independently counted							

- Notes: 1. The contents of mode registers described here reflect information specific to each die in these packages.
 2. Refer to General LPDDR5 Specification 1 for mode registers not described here.
 3. Write link ECC and read link ECC are supported.



I_{DD} Parameters

Refer to I_{DD} Specification Parameters and Test Conditions section in General LPDDR5 Specifications 2 for detailed conditions.

Table 8: I_{DD} Parameters – Single Die

V_{DD1} = 1.70–1.95V; V_{DD2H} = 1.01–1.12V; V_{DD2L} = 0.87–0.97V; V_{DDQ} = 0.47–0.57V

Notes 1 and 2 apply to entire table.

Symbol	Supply	x8 Mode, 6400 Mb/s	Unit	Note
		WT		
I _{DD01}	V _{DD1}	2.40	mA	
I _{DD02H}	V _{DD2H}	27.00		
I _{DD02L}	V _{DD2L}	0.25		
I _{DD0Q}	V _{DDQ}	0.75		
I _{DD2P1}	V _{DD1}	1.20	mA	
I _{DD2P2H}	V _{DD2H}	1.80		
I _{DD2P2L}	V _{DD2L}	0.25		
I _{DD2PQ}	V _{DDQ}	0.75		
I _{DD2PS1}	V _{DD1}	1.20	mA	
I _{DD2PS2H}	V _{DD2H}	1.80		
I _{DD2PS2L}	V _{DD2L}	0.25		
I _{DD2PSQ}	V _{DDQ}	0.75		
I _{DD2N1}	V _{DD1}	1.20	mA	
I _{DD2N2H}	V _{DD2H}	16.00		
I _{DD2N2L}	V _{DD2L}	0.25		
I _{DD2NQ}	V _{DDQ}	0.75		
I _{DD2NS1}	V _{DD1}	1.20	mA	
I _{DD2NS2H}	V _{DD2H}	16.00		
I _{DD2NS2L}	V _{DD2L}	0.25		
I _{DD2NSQ}	V _{DDQ}	0.75		
I _{DD3P1}	V _{DD1}	1.30	mA	
I _{DD3P2H}	V _{DD2H}	4.80		
I _{DD3P2L}	V _{DD2L}	0.25		
I _{DD3PQ}	V _{DDQ}	0.75		



Symbol	Supply	x8 Mode, 6400 Mb/s		Unit	Note
		WT			
I _{DD3PS1}	V _{DD1}	1.30		mA	
I _{DD3PS2H}	V _{DD2H}	4.80			
I _{DD3PS2L}	V _{DD2L}	0.25			
I _{DD3PSQ}	V _{DDQ}	0.75			
I _{DD3N1}	V _{DD1}	1.60		mA	
I _{DD3N2H}	V _{DD2H}	23.00			
I _{DD3N2L}	V _{DD2L}	0.25			
I _{DD3NQ}	V _{DDQ}	0.75			
I _{DD3NS1}	V _{DD1}	1.60		mA	
I _{DD3NS2H}	V _{DD2H}	23.00			
I _{DD3NS2L}	V _{DD2L}	0.25			
I _{DD3NSQ}	V _{DDQ}	0.75			
I _{DD4R1}	V _{DD1}	5.90		mA	3, 4
I _{DD4R2H}	V _{DD2H}	227.00			
I _{DD4R2L}	V _{DD2L}	0.25			
I _{DD4RQ}	V _{DDQ}	52.90			
I _{DD4W1}	V _{DD1}	5.20		mA	3
I _{DD4W2H}	V _{DD2H}	180.00			
I _{DD4W2L}	V _{DD2L}	0.25			
I _{DD4WQ}	V _{DDQ}	0.75			
I _{DD51}	V _{DD1}	20.00		mA	
I _{DD52H}	V _{DD2H}	160.00			
I _{DD52L}	V _{DD2L}	0.25			
I _{DD5Q}	V _{DDQ}	0.75			
I _{DD5AB1}	V _{DD1}	2.20		mA	
I _{DD5AB2H}	V _{DD2H}	24.00			
I _{DD5AB2L}	V _{DD2L}	0.25			
I _{DD5ABQ}	V _{DDQ}	0.75			
I _{DD5PB1}	V _{DD1}	2.20		mA	
I _{DD5PB2H}	V _{DD2H}	24.00			
I _{DD5PB2L}	V _{DD2L}	0.25			
I _{DD5PBQ}	V _{DDQ}	0.75			

Notes: 1. Published I_{DD} values except I_{DD4RQ} are the maximum I_{DD} values considering the worst-case conditions of process, temperature, and voltage.



2. BG mode. DVFSC and DVFSQ disabled.
3. BL = 16, DBI disabled.
4. I_{DD4RQ} value is reference only. Typical value. Output load = 5pF; R_{ON} = 40 ohms; T_C = 25°C

Table 9: I_{DD} Parameters – Single Die
 $V_{DD1} = 1.70\text{--}1.95\text{V}; V_{DD2H} = 1.01\text{--}1.12\text{V}; V_{DD2L} = 0.87\text{--}0.97\text{V}; V_{DDQ} = 0.47\text{--}0.57\text{V}$

Notes 1 and 2 apply to entire table.

Symbol	Supply	x16 Mode, 6400 Mb/s		Unit	Note
		WT	IT		
I _{DD01}	V _{DD1}	2.80	2.90	mA	
I _{DD02H}	V _{DD2H}	32.00	45.00		
I _{DD02L}	V _{DD2L}	0.25	0.25		
I _{DD0Q}	V _{DDQ}	0.75	0.75		
I _{DD2P1}	V _{DD1}	1.20	1.30	mA	
I _{DD2P2H}	V _{DD2H}	1.80	2.50		
I _{DD2P2L}	V _{DD2L}	0.25	0.25		
I _{DD2PQ}	V _{DDQ}	0.75	0.75		
I _{DD2PS1}	V _{DD1}	1.20	1.30	mA	
I _{DD2PS2H}	V _{DD2H}	1.80	2.50		
I _{DD2PS2L}	V _{DD2L}	0.25	0.25		
I _{DD2PSQ}	V _{DDQ}	0.75	0.75		
I _{DD2N1}	V _{DD1}	1.20	1.30	mA	
I _{DD2N2H}	V _{DD2H}	16.00	30.00		
I _{DD2N2L}	V _{DD2L}	0.25	0.25		
I _{DD2NQ}	V _{DDQ}	0.75	0.75		
I _{DD2NS1}	V _{DD1}	1.20	1.30	mA	
I _{DD2NS2H}	V _{DD2H}	16.00	30.00		
I _{DD2NS2L}	V _{DD2L}	0.25	0.25		
I _{DD2NSQ}	V _{DDQ}	0.75	0.75		
I _{DD3P1}	V _{DD1}	1.30	1.50	mA	
I _{DD3P2H}	V _{DD2H}	4.80	8.40		
I _{DD3P2L}	V _{DD2L}	0.25	0.25		
I _{DD3PQ}	V _{DDQ}	0.75	0.75		
I _{DD3PS1}	V _{DD1}	1.30	1.50	mA	
I _{DD3PS2H}	V _{DD2H}	4.80	8.40		
I _{DD3PS2L}	V _{DD2L}	0.25	0.25		
I _{DD3PSQ}	V _{DDQ}	0.75	0.75		



Symbol	Supply	x16 Mode, 6400 Mb/s		Unit	Note
		WT	IT		
I _{DD3N1}	V _{DD1}	1.60	1.90	mA	
I _{DD3N2H}	V _{DD2H}	23.00	39.00		
I _{DD3N2L}	V _{DD2L}	0.25	0.25		
I _{DD3NQ}	V _{DDQ}	0.75	0.75		
I _{DD3NS1}	V _{DD1}	1.60	1.90	mA	
I _{DD3NS2H}	V _{DD2H}	23.00	39.00		
I _{DD3NS2L}	V _{DD2L}	0.25	0.25		
I _{DD3NSQ}	V _{DDQ}	0.75	0.75		
I _{DD4R1}	V _{DD1}	7.10	7.20	mA	3, 4
I _{DD4R2H}	V _{DD2H}	360.00	372.00		
I _{DD4R2L}	V _{DD2L}	0.25	0.25		
I _{DD4RQ}	V _{DDQ}	105.78	106.00		
I _{DD4W1}	V _{DD1}	6.10	6.20	mA	3
I _{DD4W2H}	V _{DD2H}	280.00	310.00		
I _{DD4W2L}	V _{DD2L}	0.25	0.25		
I _{DD4WQ}	V _{DDQ}	0.75	0.75		
I _{DD51}	V _{DD1}	20.00	23.00	mA	
I _{DD52H}	V _{DD2H}	160.00	170.00		
I _{DD52L}	V _{DD2L}	0.25	0.25		
I _{DD5Q}	V _{DDQ}	0.75	0.75		
I _{DD5AB1}	V _{DD1}	2.20	2.20	mA	
I _{DD5AB2H}	V _{DD2H}	24.00	35.00		
I _{DD5AB2L}	V _{DD2L}	0.25	0.25		
I _{DD5ABQ}	V _{DDQ}	0.75	0.75		
I _{DD5PB1}	V _{DD1}	2.20	2.20	mA	
I _{DD5PB2H}	V _{DD2H}	24.00	35.00		
I _{DD5PB2L}	V _{DD2L}	0.25	0.25		
I _{DD5PBQ}	V _{DDQ}	0.75	0.75		

- Notes: 1. Published I_{DD} values except I_{DD4RQ} are the maximum I_{DD} values considering the worst-case conditions of process, temperature, and voltage.
2. BG mode. DVFS and DVFSQ disabled.
3. BL = 16, DBI disabled.
4. I_{DD4RQ} value is reference only. Typical value. Output load = 5pF; R_{ON} = 40 ohms; T_C = 25°C


Table 10: Full-Array Power-Down Self Refresh Current – Single Die
 $V_{DD1} = 1.70\text{--}1.95\text{V}$; $V_{DD2H} = 1.01\text{--}1.12\text{V}$; $V_{DD2L} = 0.87\text{--}0.97\text{V}$; $V_{DDQ} = 0.47\text{--}0.57\text{V}$

Temperature	Symbol	Supply	Value	Unit
25°C	I _{DD61}	V _{DD1}	0.25	mA
	I _{DD62H}	V _{DD2H}	0.60	
	I _{DD62L}	V _{DD2L}	0.01	
	I _{DD6Q}	V _{DDQ}	0.01	
85°C	I _{DD61}	V _{DD1}	2.00	
	I _{DD62H}	V _{DD2H}	5.30	
	I _{DD62L}	V _{DD2L}	0.25	
	I _{DD6Q}	V _{DDQ}	0.75	
95°C	I _{DD61}	V _{DD1}	3.60	
	I _{DD62H}	V _{DD2H}	14.50	
	I _{DD62L}	V _{DD2L}	0.25	
	I _{DD6Q}	V _{DDQ}	0.75	

- Notes: 1. I_{DD6}25°C is the typical value in the distribution with nominal V_{DD} and a reference-only value. I_{DD6}85°C and I_{DD6}95°C are the maximum I_{DD} guaranteed value considering the worst-case conditions of process, temperature, and voltage.
2. DVFS and DVFSQ disabled.



Revision History

Rev. A – 5/2021

- Initial release , CCM005-1974498342-68 y31m_embedded_lpddr5.pdf – Rev. D 01/2021 EN and CCM005-1974498342-69 315b_y31m_ddp_qdp_8dp_lpddr5.pdf – Rev. C 4/2021 EN

8000 S. Federal Way, P.O. Box 6, Boise, ID 83707-0006
208-368-4000, micron.com/support

Micron and the Micron logo are trademarks of Micron Technology, Inc.
All other trademarks are the property of their respective owners.

This data sheet contains minimum and maximum limits specified over the power supply and temperature range set forth herein. Although considered final, these specifications are subject to change, as further product development and data characterization sometimes occur.