

6301 Touch-Screen Controller Specifications

MediaTek Inc.

MTK CONFIDENTIAL

NO Description of the Confidential Information of the Confiden

This document is issued by MediaTek Inc. in confidence and is not to be reproduced in whole or in part without the prior written permission of MediaTek Inc. and is to be used only for the purpose for which it is submitted and is not to be released in whole or in part without the prior written permission of MediaTek Inc.

Rev. 1.1, Date: Feb., 21, 2006

1	Revised History	3
2	Introduction	4
3	Functional Description	5
3.1 3.2 3.3 3.4 3.5 3.6 3.7 3.8	General	5 6 6 8
4	Specifications	11
4.1 4.2 4.3	Operating conditions	11 11
5 5.1		
5.2	Package Information	14
5.3	th and the	
6	Ordering Information	17
Table Table Table Table Table	e 1 Input Configurations e 2 Order of Register Bits	8 8 10 11 11
	e 7 General Specifications	
	e 8 Pin Assignment	5
	re 2 MT6301 Ideal Transfer Function	6
Figu	re 3 Simplified Diagram of Single-Ended Reference Mode	7
	re 4 Simplified Diagram of Differential Reference Mode	
Figu	re 5 Conversion Timing, 24DCLKS per CONVERSION, 8-Bit Bus Interface	9
Figu	re 6 Conversion Timing, 16DCLKS per CONVERSION, 8-Bit Bus Interface	9
Figu	re 7 Conversion Timing, 15DCLKS per CONVERSION, 8-Bit Bus Interface	9
	re 8 Timing Diagram	
H'iom	a U Annication Evampla	16



MediaTek Inc.

1 Revised History

Version	Data	Prepared by	Note
Ver. 1.0	Feb. 15 2006	HI Chen	First Release
Ver. 1.1	Feb. 21 2006	HI Chen	Define Pin Assignments

聯發機密不得洩漏 MTK CONFIDENTIAL NO DISCLOSURE



Confidential Information

Revision 1.1 – Feb. 21, 2006 © 2006 MediaTek Inc. 3 / 17

MediaTek Inc.

2 Introduction

The MT6301 Touch-Screen Controller IC is a 12-bit successive approximation ADC with synchronous serial interface and low on resistance drivers for 4-wire resistive touch screens. MT6301 operates from a single 2.6V to 5.5V power supply and dissipate typical 700uW power at 125 KHz throughput rate and a 2.8V supply. The reference voltage can be varied from 1V to Vdd, while the analog input range is from 0V to Vref. The supply current is below 1uA at power-down mode.

With the proprietary power-saving technique, the ON time of the driver switches could be shorten to alleviate power dissipation on the touch screen device in ratio-metric conversion operation. It is especially benefic when the sampling rate is high.

With the low power, high speed, and integrated driver switches features, the MT6301 is ideal for battery-operated portable equipments such as mobile cellular phones, personal digital assistants with resistive touch screen features.

The MT6301 is provided in a TSSOP-16 and QFN-16 packages and operated over wide temperature range.

聯發機密不得洩漏 MTK CONFIDENTIAL NO DISCLOSURE



Confidential Information

Revision 1.1 – Feb. 21, 2006 © 2006 MediaTek Inc. 4 / 17

3 Functional Description

3.1 General

The MT6301 is a 12-bit single supply successive approximation ADC. The architecture is a low-power comparator with capacitive DAC including sample-and-hold function. The single supply ranges from 2.6V to 5.5V. The throughput rate could be up to 125kSPS with 2MHz clock.


There are two selected modes for the sources of positive and negative references of ADC. One is the single-ended reference mode. In this mode, the references are from Vref pin and GND pin. The other is differential reference mode. In this mode, the references are sampled from X+/X- or Y+/Y- depending on register settings, and the ADC performs ratio-metric conversion which avoids frequently system calibration that happened in single-ended reference mode. With the proprietary power-saving technique, the ON time of the driver switches are the same in the both mode. Thus saving the power dissipation greatly when operates in differential reference mode.

The 2 auxiliary inputs facilitate system applications and saving the system cost. It could only be singleended reference mode when either of the 2 auxiliary inputs is selected.

The pen interrupt function clearly indicates the touch/un-touch status of the screen. It is a continuous function with no ambiguity that facilitates the software programming. The /PENIRQ output is free from the discrete pull-up resistor.

The register settings are accomplished by the serial data interface, and also the outputting of the conversion result.

Figure.1 shows the block diagram of MT6301.



Confidential Information

Revision 1.1 – Feb. 21, 2006 © 2006 MediaTek Inc. 5 / 17

3.2 ADC Transfer Function

The output coding format is straight binary. The code transitions occur at 0.5 lsbs, 1.5 lsbs, ..., FS-0.5 lsbs. The LSB size is FS/4096. The ideal transfer function is shown in Fig.2.




Figure 2 MT6301 Ideal Transfer Function



The analog input of ADC was selected via a 4-to-1 multiplexer as shown in Fig.1. The input was decided by 3 register bits A2, A1 and A0. Table. 1 shows the register settings of ADC input.

The sampling stage of the ADC samples the selected input for 3 DCLK cycles in sampling phase. The input capacitance is typical 25pF and a dynamic current was required to charge the input stage. The dynamic current was increased with the increasing sampling rate. The input network is a RC-effective one. The voltage difference between input and the negative reference of ADC will be sampled on the input capacitor. The intrinsic effective input series resistance of the MT6301 is about 100ohm. And the specified shortest sampling time is 1.5us for a 2MHz DCLK.

3.4 Reference Input

The difference between positive and negative reference of ADC define the full swing voltage of ADC input. Table. I shows the register settings of the reference input. There are two modes for the ADC reference setting and is controlled by the register SER/DFR. One is single-ended mode. In this mode, the positive and negative reference of ADC is from the Vref and GND pins respectively. Directly driving the Vref pin sets the full swing of ADC. Usually the Vref was connected to Vdd to obtain the maximum full swing voltage and better performance. Figure.3 shows the simplified diagram of single-ended reference mode.

The other mode is the fully-differential reference mode. In this mode, the positive and negative reference of ADC was obtained by the sampling voltages of X+ (or Y+) and X- (or Y-) respectively via two sample and hold circuits. And ADC will perform the ratio-metric conversion in this mode. Figure.4 shows the simplified diagram of this mode.

In the touch screen application, there is a compromise when operating in the single-ended mode. Because of the finite on resistance of the driver switches, the voltage on X+/Y+ and X-/Y- will be different from Vdd and GND. As a result, a calibration process was needed for mapping the X+/Y+ and X-/Y- voltages to all 1's and all 0's output code to consist the touched point and the acknowledged coordinates. However, when the temperate and supply voltage varies with time, the calibration process will be re-performed to assure the quality of touch screen operation.


In differential reference mode, since the X+/Y+ and X-/Y- voltage was fed into references of ADC, the voltages on X+/Y+ and X-/Y- will exactly map to all 1's and all 0's output code irrespective to the operating temperature and supply voltage variation. As a result, the calibration process was avoided. Besides, since the X+/Y+ and X-/Y- was sampled and holed once the sampling phase of ADC was completed, the driver switch could be turned OFF immediately to save power dissipation on the touch screen device.


VIIK Confidential A (機器

MediaTek Inc.

A2	A 1	Α0	SER/DRF	ADC Input	X switches	Y switches	+REF	-REF
0	0	1	1	X+	OFF	ON	Vref	GND
1	0	1	1	Υ+	Y+ ON		Vref	GND
0	1	0	1	IN3	OFF	OFF	Vref	GND
1	1	0	1	IN4	OFF	OFF	Vref	GND
0	0	1	0	X+	OFF	ON	Y+	Y-
1	0	1	0	Y+	ON	OFF	X+	X-
0	1	0	0	IN3	OFF	OFF	Vref	GND
1	1	0	0	IN4	OFF	OFF	Vref	GND

Table 1 Input Configurations





Confidential Information

Revision 1.1 – Feb. 21, 2006 © 2006 MediaTek Inc. 7 / 17

3.5 Control Register

There are 7 mode selection bits in the control register. The driver switches control, ADC resolution, reference mode, and power-down mode are configured in the register. Table 2 shows the order of the register in the digital serial interface including a start bit at the beginning. The register settings are described as followed:

A2/A1/A0 configures the ADC input and driver switches control. They also decide the positive and negative reference input along with the SER/DFR bit. The settings are listed in Table 1.

MODE bit configure the ADC resolution to be 12bit or 8bit. Set 0 for 12bit resolution and set 1 for 8bit resolution.

SER/DFR defines the reference mode. The settings are listed in Table 1.

PD1/PD0 configures the power-down mode and the pen interrupt function. For 00 and 01 setting, the auto power-down mode is enabled and the ADC will power down between conversions. For 11 setting, the ADC will always power up. The pen interrupt function is enabled for PD0 set to 0 and disabled for PD0 set to 1. Table 3 lists the PD1/PD0 settings.

Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
s	A2	A 1	Α0	MODE	SER/DFR	PD1	PD0

Table 2 Order of Register Bits

T	PD1	PD0	PENIRO	Power-down Mode
	0	0	Enabled	ADC power-down between conversions
77	0	14	Disabled	ADC power-down between conversions
	1	0		Reserved
	1	1	Disabled	ADC always power up



Figure.5 shows the typical operation of the digital serial interface of MT6301. The serial clock provides the ADC conversion clock and also controls the register settings. One complete conversion can be achieved with a total of 24 DCLK cycles.

When CS is high, the BUSY pin and DOUT pin are tri-state and MT6301 is disabled. Once the CS signal goes low, BUSY pin and DOUT pin go low immediately and MT6301 will wait for the first high state of DIN pin (i.e. S bit) at the rising edge of the DCLK signal and latches the DIN signal as the register settings at the following rising edges of the DCLK signal. At the ending of MODE bit selection, MT6301 starts the sampling phase and lasts for 3 DCLK cycles to assure accurate settling of the input and reference signals. The ADC input multiplexer selection is decided by the A2~A0 register bit that is defined in the former DCLK cycles. After the completion of the register setting and the sampling phase, the ADC begins the conversion phase and outputs the conversion results from MSB to LSB on the DOUT pin. The total sequence needs only 21 DCLK cycles, but 3 more DCLK cycles was presented because the 24DCLK cycles can be provided from a DSP or via three bursts of 8 clock cycles from a microcontroller.

Note that the driver switches on time are the same whether in single-ended reference mode or differential reference mode.

By the way, the integrated power-on-reset circuit resets all digital registers to zero at the MT6301 power-on. As a result, if the appropriate DCLK sequence is specified, the CS pin could be always kept low and MT6301 will still works normally.

In the continuous operation scenario, the register setting sequence could be overlapped with the previous conversion phase to obtain higher throughput rate. As a result, only two set of 8 clock cycles will be needed to complete a conversion. Fig.6 shows the timing 16 clock cycles per conversion case.

If the microcontrollers or the DSPs adapted could generate a 15 clock cycle per serial transfer clock, the timing shown in Fig.7 could be used to obtain even higher throughput rate. In the operation, the ADC could only be in 2 conditions: either sampling or converting. And DOUT pin is standby only when ADC is in sampling phase.

Confidential Information

For 8-bit resolution mode, the operation time is 4 clock cycles lesser than the 12-bit resolution mode. By the way, because only 8-bit accuracy is needed now for the operation of ADC, the clock rate could be even higher to get even 50% faster throughput rate.






Figure 5 Conversion Timing, 24 DCLKS per CONVERSION, 8-Bit Bus Interface.



3.7 Digital Interface Timing

Figure.8 shows the detailed timing diagram of serial digital interface of MT6301. Table. 4 is the corresponding timing specifications.



SYMBOL	DESCRIPTION	MIN	TYP	MAX	UNITS
T_{ACQ}	Acquisition Time	1.5			us
$egin{array}{c} T_{DS} \\ T_{DH} \\ T_{DO} \\ T_{DV} \\ T_{TR} \\ T_{CSS} \\ \end{array}$	DIN Valid Prior to DCLK Rising DIN Hold After DCLK HIGH DCLK Falling to DOUT Valid CS Falling to DOUT Enabled CS Rising to DOUT Disabled CS Falling to First DCLK Rising	100	E	200 200 200	ns ns ns ns
T _{CSH} T _{CH}	CS Rising to DCLK Ignored DCLK HIGH	200	15	U	ns ns
T_{CL}	DCLK LOW	200			ns
T_{BD}	DCLK Falling to BUSY Rising/Falling			200	ns
T_{BDV}	CS Falling to BUSY Enabled			200	ns
T_{BTR}	CS Rising to BUSY Disabled			200	ns

Table 4 Timing Specifications

3.8 Pen Interrupt Request

The pen interrupt function was enabled by register PD0. When the function is enabled and X and Y drivers are OFF, the Y- driver switch is turned ON. If the screen is not touched, the PENIRQ pin will be high. Once the screen is touched, the voltage of X+ is pulled to ground and the PENIRQ pin will be low.

Confidential Information

4 Specifications

Commercial Confidential

4.1 Absolute maximum over operating free-air temperature range

Table 5 Absolute Maximum Ratings

Parameter		Conditions	Min	Тур	Max	Units
Free-air temperature range	1	7	-40		85	°C
Storage temperature range			-65		150	°C
ESD robustness			8000			V

4.2 Operating conditions

Table 6 Operation Condition

Parameter	Conditions	Min	Тур	Max	Units
Operating temperature range		-40		85	°C

4.3 Recommended operating specifications

Table 7 General Specifications

 $(T_A=-40^{\circ}C \text{ to } 85^{\circ}C, \text{Vdd}=2.8\text{V}, \text{Vref}=2.8\text{V}, f_{\text{sample}}=125\text{KHz}, f_{\text{sample}}=2\text{MHz}, 12\text{-bit mode, digital inputs} = GND or Vdd. Typical values are at 25°C, unless otherwise noted.)$

Items	Specification	Unit	Notes
DC Accuracy			
Resolution	12	Bits	
No Missing Codes	11	Bits min	
Offset Errors	+/-6	LSB max	
Gain Errors	+/-4	LSB max	
Switch Drivers			
On-Resistance X+/Y+	5	Ohm typ	RE
X-/Y-	5	Ohm typ	
Analog Input			
Input Voltage Ranges	0~Vref	V	
Input Capacitance	25	pF max	
Reference Input			
Range	1~Vdd	V	
Input Impedance	5	GOhm typ	
Logic Input/Output			
V_{OH}	Vdd-0.2	Vmin	
V_{OL}	0.4	Vmax	
V _{IH}	Vdd*0.7	Vmin	
	Vdd+0,3	Vmax	
V_{IL}	-0.3	Vmin	
	0.8	Vmax	
Conversion Rate			
Conversion Time	12	DCLK Cycles max	
Sampling Time	3	DCLK Cycles min	
Throughput Rate	125	KSPS max	

Confidential Information

6301 TSC Specification

Commercial Confidential MI

IIK Confidential A (機密)

MediaTek Inc.

Power Supply			
Vdd	2.6~5.5	V	
Nominal Supply Current	250	uA typ	
Power Down Current	1	uA max	



聯發機密不得洩漏 MTK CONFIDENTIAL NO DISCLOSURE



Confidential Information

Revision 1.1 – Feb. 21, 2006

12 / 17

5 Pin Assignment and Package


5.1 Pin Assignment



Table 8 Pin Assignment

TSSOP	QFN	Symbol		Function
Pin No.	Pin No.		Output(O)	
			Analog(A)	
1	5	Vdd	IA	Power Supply. 2.6V to 5.5V.
2	6	X+	IA	X+ Input. ADC Input Channel 1.
3	7	Y+	IA	Y+ Input. ADC Input Channel 2.
4	8	Х-	IA	X- Input.
5	9	Υ-	IA	Y- Input.
6	10	GND	IA	GROUND
7	11	IN3	IA	Auxiliary Input1. Input Channel 3.
8	12	IN4	IA	Auxiliary Input2. Input Channel 4.
9	13	Vref	IA	Reference Voltage Input.
10	14	Vdd	IA	Power Supply. 2.6V to 5.5V.
11	15	PENIRQ	1 20	Pen Interrupt
12	16	DOUT	(10)	Serial Data Output. High impedance when Pin15 is High.
13		BUSY	15.0	Busy Output. High Impedance when Pin15 is High.
14	2	DIN		Serial Data Input.
15	3	CS	I	Chip Select Input. Active Low.
16	4	DCLK	Ī	External Clock Input.

MTK CONFIDENTIAL



Confidential Information


Revision 1.1 – Feb. 21, 2006 © 2006 MediaTek Inc. 13 / 17

VIIK Confidential A (機密)

MediaTek Inc.

5.2 Package Information

16-pin Pb-free TSSOP and QFN packages are available.



VARIATIONS (ALL DIMENSIONS SHOWN IN MIN)

SYMBOLS	MIN.	NoM.	MAX.
Α	-	_	1 20
A1	0.00	_	0.15
A2	0.80	1.00	1 05
Ь	0.19	_	0.30
D	4.90	5 00	5.10
E1	4.30	4.40	4.50
E		6.40 BSC	
£		0.65 BSC	
L1		1,00 REF	
L	0.45	0 60	0.75
\$	0.20		
•	O,	- 1	8.

A JEDEC OUTLINE : MO-153 AB/MO-153 ABT(THERMALLY ENHANCED VARIATIONS ONLY)

2.DIMENSION 'D' DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH, PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED 0.15 PER SIDE.


3.DIMENSION 'E1' DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 PER SIDE.


4.DIMENSION 'b' DOES NOT INCLUDE DAMBAR PROTRUSION.
ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 MM
TOTAL IN EXCESS OF THE 'b' DIMENSION AT MAXINUM
MATERIAL CONDITION, DAMBAR CANNOT BE LOCATED ON THE
LOWER RADIUS OF THE FOOT, MININUM SPACE BETWEEN
PROTRUSION AND ADJACENT LEAD IS 0.07 MM.



MIK Confidential A (機器)

MediaTek Inc.





Confidential Information

Revision 1.1 – Feb. 21, 2006 © 2006 MediaTek Inc. 15 / 17

TIK Confidential A (機器

MediaTek Inc.

5.3 Application Example

A typical application example is shown in the following figure 9.



Figure 9 Application example

NO DISCLOSURE



Confidential Information

Revision 1.1 – Feb. 21, 2006 © 2006 MediaTek Inc. 16 / 17

MediaTek Inc.

6 Ordering Information

OODER NUMBER	MARKING	TEMP. RANGE	PACKAGE
MT6301N	MT6301N/AY	-25°C to +85°C	QFN 16-L, Pb-free
MT6301O	MT6301O/AY	-25°C to +85°C	TSSOP 16-L, Pb-free

聯發機密不得洩漏 MTK CONFIDENTIAL NO DISCLOSURE



Confidential Information

Revision 1.1 – Feb. 21, 2006 © 2006 MediaTek Inc. 17 / 17