

**MITEL**®

www.DataSheet4U.com

ISO<sup>2</sup>-CMOS **MT8865**  
DTMF Filter

Feb. 1985

## Features

- Provides DTMF high and low group filtering
- Hard-limiting on filter outputs
- 6 pole bandpass high and low group filters
- 40 dB (typ) Intergroup attenuation
- Dial tone suppression
- +5 to +12V single supply operation
- Logical powerdown
- Uses inexpensive 3.58 MHz crystal
- Wide dynamic range 30dB

## Applications


### In DTMF Receivers For

- End-to-end signalling
- Control systems
- PABX
- Central Office
- Mobile Radio
- Key systems
- Tone to pulse converters

## Description

The Mitel MT8865 contains both the high group and low group filtering and comparator functions required to implement a Dual Tone Multi Frequency tone receiver using a Mitel DTMF Digital Detector (i.e., Mitel MT8860). Switched capacitor techniques are used to implement the filters and the device is fabricated using Mitel's double poly ISO<sup>2</sup>-CMOS high density technology. The filter clocks are

## Pin Connections



## Ordering Information -40°C to +85°C

MT8865XC  
MT8865XE

16 Pin Cerdip CIP  
16 Pin Plastic DIP

derived from an on-chip oscillator requiring only a low cost TV crystal as external components. The MT8865 offers single supply operation over a wide supply voltage range and incorporates a logical power down facility.




Fig. 1 Functional Block Diagram

# MT8865 ISO<sup>2</sup>-CMOS

## Absolute Maximum Ratings\*

	Parameter	Symbol	Min	Max	Units
1	V <sub>DD</sub> - V <sub>SS</sub>			15	V
2	Voltage on any pin except OS1, OSC2		V <sub>EE</sub> - 0.3	V <sub>DD</sub> + 0.3	V
3	Max. Current at any pin	I <sub>I</sub>		10	mA
4	Storage Temperature	T <sub>STG</sub>	-65	+150	°C
	C Package	T <sub>STG</sub>	-65	+125	°C
5	Power Dissipation	P <sub>D</sub>		850	mW
	E Package <sup>①</sup>	P <sub>D</sub>		400	mW

\*Exceeding these values may cause permanent damage. Functional operation under these conditions is not implied.

<sup>①</sup>Derate above 75 °C at 16 mW / °C. All leads soldered to board.

<sup>②</sup>Derate above 25 °C at 6.3 mW / °C. All leads soldered to board.

## Recommended Operating Conditions - Voltages are with respect to ground (V<sub>SS</sub>) unless otherwise stated.

	Parameter	Sym	Min	Typ <sup>‡</sup>	Max	Units	Test Conditions
1	DC Power Supply Voltage	V <sub>DD</sub>	4.75		13	V	
2	Operating Temperature	T <sub>O</sub>	-40		+85	°C	

<sup>‡</sup> Typical figures are at 25°C and are for design aid only: not guaranteed and not subject to production testing.

## DC Electrical Characteristics - Voltages are with respect to ground (V<sub>SS</sub>), T<sub>A</sub>=25°C, f<sub>c</sub>=3.579545 MHz unless otherwise stated.

	Characteristics	Sym	Min	Typ <sup>‡</sup>	Max	Units	Test Conditions
1	S U P P L Y	Operating Supply Voltage	V <sub>DD</sub> V <sub>DD</sub>	4.75		V V	V <sub>DD</sub> = 5V V <sub>DD</sub> = 12V
2		Operating Supply Current	I <sub>DD</sub> I <sub>DD</sub>		1.2 5	mA mA	V <sub>DD</sub> = 5V, PDWN = V <sub>SS</sub> V <sub>DD</sub> = 12V, PDWN = V <sub>SS</sub>
3		Standby Supply Current	I <sub>DDS</sub> I <sub>DDS</sub>		70 300	μA μA	V <sub>DD</sub> = 5V, PDWN = V <sub>DD</sub> V <sub>DD</sub> = 12V, PDWN = V <sub>DD</sub>
4		Operating Power Consumption Fig. 5(c)	P <sub>O</sub> P <sub>O</sub>		6 60	mW mW	V <sub>DD</sub> = 5V, PDWN = V <sub>SS</sub> V <sub>DD</sub> = 12V, PDWN = V <sub>SS</sub>
5		Standby Power Consumption C = 15 pF	P <sub>S</sub> P <sub>S</sub>		0.5 1.5	mW mW	V <sub>DD</sub> = 5V, PDWN = V <sub>DD</sub> V <sub>DD</sub> = 12V, PDWN = V <sub>DD</sub>
6	I N P U T S	Low Level Input Voltage PDWN & OSC1	V <sub>IIL</sub> V <sub>IIL</sub>		1.5 3.5	V V	V <sub>DD</sub> = 5V V <sub>DD</sub> = 12V
7		High Level Input Voltage PDWN & OSC1	V <sub>IH</sub> V <sub>IH</sub>	3.5 8.5		V V	V <sub>DD</sub> = 5V V <sub>DD</sub> = 12V
8		Pull Down Sink Current PDWN	I <sub>IH</sub> I <sub>IH</sub>		3 12	μA μA	V <sub>DD</sub> = 5V V <sub>DD</sub> = 12V
9		Input Current OSC1	I <sub>I</sub> I <sub>I</sub>		±2.5 ±6	μA μA	V <sub>DD</sub> = 5V V <sub>DD</sub> = 12V
10	O U T P U T S	Low Level Output Voltage FL, FH, OSC2	V <sub>OL</sub> V <sub>OL</sub>		0.1 0.1	V V	V <sub>DD</sub> = 5V, No Load V <sub>DD</sub> = 12V, No Load
11		High Level Output Voltage FL, FH, OSC2	V <sub>OH</sub> V <sub>OH</sub>	4.9 11.9		V V	V <sub>DD</sub> = 5V, No Load V <sub>DD</sub> = 12V, No Load
12		Output Drive Current, FL, FH N Channel Sink	I <sub>OL</sub> I <sub>OL</sub>	0.2 0.5		mA mA	V <sub>DD</sub> = 5V, V <sub>OL</sub> = 0.4V V <sub>DD</sub> = 12V, V <sub>OL</sub> = 1.2V

<sup>‡</sup> Typical figures are at 25°C and are for design aid only: not guaranteed and not subject to production testing

**DC Electrical Characteristics (Cont'd)** - Voltages are with respect to ground ( $V_{SS}$ ),  $T_A = 25^\circ C$ ,  $f_c = 3.579545$  MHz unless otherwise stated.

		Characteristics	Sym	Min	Typ <sup>‡</sup>	Max	Units	Test Conditions
13	O U T P U T S	Output Drive Current OSC2, N Channel Sink	$I_{OL}$ $I_{OL}$	0.1 0.25			mA mA	$V_{DD} = 5V$ , $V_{OL} = .4V$ $V_{DD} = 12V$ , $V_{OL} = 1.2V$
14		Output Drive Current, FL, FH P Channel Source	$I_{OH}$ $I_{OH}$	0.2 0.5			mA mA	$V_{DD} = 5V$ , $V_{OH} = 4.6V$ $V_{DD} = 12V$ , $V_{OH} = 10.8V$
15		Output Drive Current, OSC2, P Channel Source	$I_{OH}$ $I_{OH}$	0.1 0.25			mA mA	$V_{DD} = 5V$ , $V_{OH} = 4.6V$ $V_{DD} = 12V$ , $V_{OH} = 10.8V$
16		Output Voltage, $V_{Ref}$	$V_{Ref}$ $V_{Ref}$	2.3 5.4		2.6 6.2	V V	$V_{DD} = 5V$ , No Load $V_{DD} = 12V$ , No Load
17		Output Resistance, $V_{Ref}$	$R_{OR}$ $R_{OR}$			16 8	kΩ kΩ	$V_{DD} = 5V$ $V_{DD} = 12V$

<sup>‡</sup> Typical figures are at  $25^\circ C$  and are for design aid only: not guaranteed and not subject to production testing.

**AC Electrical Characteristics** - Voltages are with respect to ground ( $V_{SS}$ ),  $T_A = 25^\circ C$ ,  $f_c = 3.579545$ ,  $V_{DD} = 4.75 - 13V$ .

		Characteristics	Sym	Min	Typ <sup>‡</sup>	Max	Units	Test Conditions
1	F I L T E R  L I M  C L O C K	Dynamic Range		30		36	dB	
2		Valid Input Signal Levels (Each tone of composite signal)		27.9 67.0		$V_{DD}/2$ 883 2120	$V_{pp}$ mVrms mVrms	$V_{DD} = 5V$ $V_{DD} = 12V$
3		Input Impedance	$Z_I$	10			MΩ	
4		Passband Ripple	$A_V$		$\pm 0.3$	$\pm 1.0$	dB	See Note 1
5		Low Group 1dB Bandwidth	$f_{LL}$	958	670	684	Hz	
		Upper Limit	$f_{LU}$		990		Hz	
6		High Group 1dB Bandwidth	$f_{HL}$	1660	1162	1188	Hz	
		Upper Limit	$f_{HU}$		1740		Hz	
7		Intergroup Rejection Low Group with High Tone	$IR_{L1209}$ $IR_{L1477}$	34 36	45 40		dB dB	1209Hz - w.r.t. 770Hz 1477Hz - w.r.t. 770Hz
8		Intergroup Rejection High Group with Low Tone	$IR_{H941}$ $IR_{H770}$	38 36	50 40		dB dB	941Hz - w.r.t. 1336Hz 770Hz - w.r.t. 1336Hz
9		Dial Tone Rejection Low Group	$DR_{L440}$ $DR_{L350}$	40 28	60 30		dB dB	440Hz - w.r.t. 770Hz 440Hz - w.r.t. 770Hz
10		Dial Tone Rejection High Group	$DR_{H440}$ $DR_{H350}$	52 50	60 55		dB dB	440Hz - w.r.t. 1336Hz 350Hz - w.r.t. 1336Hz
11		FHT FLT Maximum Permissible Load	$R_{LFT}$ $C_{LFT}$	250		1000	kΩ pF	
12		Output Rise Time FL, FH	$t_{TLHO}$		90	150	ns	10% to 90% $V_{DD}$
		Output Fall Time FL, FH	$t_{THLO}$		60	100	ns	
13		Crystal/Clock Freq. OSC1, OSC 2	$f_c$	3.5759	3.5795	3.5831	MHz	
14		Clock Input (OSC 1)	$t_{LHCI}$ $t_{HLCI}$ $DC_{CI}$		40	50	110 110 60 %	See Note 2
15		Rise Time Fall Time Duty Cycle					ns ns %	
16		Clock Output OSC 2 Capacitive Load	$C_{LOC}$			30	pF	Unbalanced load see Fig. 5
		Capacitance Any Input	$C_I$		5	7.5	pF	

Note 1. Passband ripple measured with respect to a passband gain of 0 dB  $\pm 1$  dB.

Note 2. 10% to 90%  $V_{DD}$ . Externally Applied Clock.




Fig. 2 - Typical Filter Characteristics

## Pin Description

Pin #	Name	Description
1	FL	<b>Low Group Limiter Output.</b>
2	FLT	<b>Test Output.</b> Monitors low group filter output. Decouple to V <sub>SS</sub> with 680pF capacitor.
3	NC	<b>Not Connected.</b>
4	INPUT	<b>Tone Signal Input (single ended).</b>
5	V <sub>Ref</sub>	<b>Internal Reference.</b> Can be used to bias input via 2MΩ resistor.
6	PDWN	<b>Power Down Active High.</b> Internal pull down transistor. A high level signal powers down the device and inhibits the oscillator.
7	NC	<b>Not Connected.</b>
8	V <sub>SS</sub>	<b>Negative (OV) Power Supply.</b>
9	NC	<b>Not Connected.</b>
10	FH	<b>High Group Limiter Output.</b>
11	FHT	<b>Test Output.</b> Monitors high group filter output. Decouple to V <sub>SS</sub> with 680pF capacitor.
12	NC	<b>Not Connected.</b>
13	NC	<b>Not Connected.</b>
14	OSC2	<b>Clock Output.</b>
15	OSC1	<b>Clock Input.</b> 3.579545 MHz crystal connected between this pin and OS2 completes the internal oscillator circuit.
16	VDD	<b>Positive Power Supply.</b>

## Functional Description

The MT8865 separates the high group and low group components of the dual tone signal and limits the resulting pair of sine waves, to produce square waves having the same frequencies as the individual input tones. These limited low group and high group tones appear at the FL and FH outputs respectively. To implement a complete DTMF receiver the FL and FH outputs are connected to the FL and FH inputs of the DTMF Digital Decoder (MT8860). See Fig. 3.

Separation of the low group and high group tones is achieved by applying the dual tone signal simultaneously to the inputs of two sixth order switched capacitor bandpass filters, the bandwidths

of which correspond to the bands enclosing the low group and high group tones. The frequency characteristic of each filter (see Fig. 2) also incorporates a notch at 440Hz to provide dial tone rejection. Each filter output is followed by a single order switched capacitor section which operates as an interpolator smoothing the signals prior to limiting. The limiting functions are performed by high gain comparators which are provided with hysteresis to prevent detection of unwanted low level signals and noise. The comparator outputs are buffered to drive the FL and FH output pins and detector device inputs. The MT8865 has a single ended input allowing connection either to a PCM decoder, radio receiver (Fig. 3) or via a differential buffer to a telephone line (Fig. 4). The signal input (Pin 4) should be biased at V<sub>DD</sub>/2. With the input




Fig. 3 - Connection Diagram for Single-Ended Input Receiver Using the MT8860 (5V Operation)




Fig. 4 - Circuit for Connection to a Telephone Line

# MT8865 ISO<sup>2</sup>-CMOS

capacitively coupled, this is achieved by connecting the signal input to V<sub>Ref</sub> (Pin 5) via a 2MΩ resistor.

[www.DataSheet4U.com](http://www.DataSheet4U.com)

FLT and FHT allow the filter outputs to be monitored prior to limiting, and should each be decoupled to V<sub>SS</sub> by 680pF capacitors.

The MT8865 and its companion, the MT8860 DTMF decoder, can share a crystal by cascading the oscillator output (OSC2) to the adjacent device oscillator input (OSC1). The recommended circuit is shown in Figure 5.




Fig. 5 - Cascaded Oscillator Configuration