

### Features

- 2.7 3.6 volt operation
- Complete DTMF receiver
- Low power consumption
- Internal gain setting amplifier
- Adjustable guard time
- Central office quality
- Power-down mode
- Inhibit mode
- Functionally compatible with Mitel's MT8870D

### **Applications**

- Paging systems
- Repeater systems/mobile radio
- Credit card systems
- Remote control
- Personal computers
- Telephone answering machine

	ISSUE 2	May 1995
Orde	ering Informati	ion
MT88L70AC	18 Pin Cera	imic DIP
MT88L70AE	18 Pin Plas	tic DIP
MT88L70AS	18 Pin SOI	2
MT88L70AN	20 Pin SSO	Р
MT88L70AT	20 Pin TSS	OP
-40 °	°C to + 85 °C	

### Description

The MT88L70 is a complete 3 Volt, DTMF receiver integrating both the bandsplit filter and digital decoder functions. The filter section uses switched capacitor techniques for high and low group filters; the decoder uses digital counting techniques to detect and decode all 16 DTMF tonepairs into a 4-bit code. External component count is minimized by on chip provision of a differential input amplifier, clock oscillator and latched three-state bus interface.





Figure 1 - Functional Block Diagram





### **Pin Description**

Piı	า #		
18	20	Name	Description
1	1	IN+	Non-Inverting Op-Amp (Input).
2	2	IN-	Inverting Op-Amp (Input).
3	3	GS	Gain Select. Gives access to output of front end differential amplifier for connection of feedback resistor.
4	4	$V_{Ref}$	<b>Reference Voltage (Output).</b> Nominally $V_{DD}/2$ is used to bias inputs at mid-rail (see Figure 5 and Figure 6).
5	5	INH	Inhibit (Input). Logic high inhibits the detection of tones representing characters A, B, C and D. This pin input is internally pulled down.
6	6	PWDN	<b>Power Down (Input).</b> Active high. Powers down the device and inhibits the oscillator. This pin input is internally pulled down.
7	8	OSC1	Clock (Input).
8	9	OSC2	<b>Clock (Output)</b> . A 3.579545 MHz crystal connected between pins OSC1 and OSC2 completes the internal oscillator circuit.
9	10	$V_{SS}$	Ground (Input). 0V typical.
10	11	TOE	Three State Output Enable (Input). Logic high enables the outputs Q1-Q4. This pin is pulled up internally.
11- 14	12- 15	Q1-Q4	<b>Three State Data (Output).</b> When enabled by TOE, provide the code corresponding to the last valid tone-pair received (see Table 1). When TOE is logic low, the data outputs are high impedance.
15	17	StD	<b>Delayed Steering (Output).</b> Presents a logic high when a received tone-pair has been registered and the output latch updated; returns to logic low when the voltage on St/GT falls below $V_{TSt.}$
16	18	ESt	<b>Early Steering (Output).</b> Presents a logic high once the digital algorithm has detected a valid tone pair (signal condition). Any momentary loss of signal condition will cause ESt to return to a logic low.
17	19	St/GT	<b>Steering Input/Guard time (Output) Bidirectional.</b> A voltage greater than $V_{TSt}$ detected at St causes the device to register the detected tone pair and update the output latch. A voltage less than $V_{TSt}$ frees the device to accept a new tone pair. The GT output acts to reset the external steering time-constant; its state is a function of ESt and the voltage on St.
18	20	$V_{DD}$	Positive power supply (Input). +3V typical.
	7, 16	NC	No Connection.

### **Functional Description**

The MT88L70 monolithic DTMF receiver offers small size, low power consumption and high performance, with 3 volt operation. Its architecture consists of a bandsplit filter section, which separates the high and low group tones, followed by a digital counting section which verifies the frequency and duration of the received tones before passing the corresponding code to the output bus.

#### **Filter Section**

Separation of the low-group and high group tones is achieved by applying the DTMF signal to the inputs of two sixth-order switched capacitor bandpass filters, the bandwidths of which correspond to the low and high group frequencies. The filter section also incorporates notches at 350 and 440 Hz for exceptional dial tone rejection. Each filter output is followed by a single order switched capacitor filter section which smooths the signals prior to limiting. Limiting is performed by high-gain comparators which are provided with hysteresis to prevent detection of unwanted low-level signals. The outputs of the comparators provide full rail logic swings at the frequencies of the incoming DTMF signals.

#### **Decoder Section**

Following the filter section is a decoder employing digital counting techniques to determine the frequencies of the incoming tones and to verify that they correspond to standard DTMF frequencies. A complex averaging algorithm protects against tone simulation by extraneous signals such as voice while providing tolerance to small frequency deviations and variations. This averaging algorithm has been developed to ensure an optimum combination of immunity to talk-off and tolerance to the presence of interfering frequencies (third tones) and noise. When the detector recognizes the presence of two valid tones (this is referred to as the "signal condition" in some industry specifications) the "Early Steering" (ESt) output will go to an active state. Any subsequent loss of signal condition will cause ESt to assume an inactive state (see "Steering Circuit").

#### **Steering Circuit**

Before registration of a decoded tone pair, the receiver checks for a valid signal duration (referred to as character recognition condition). This check is performed by an external RC time constant driven by ESt. A logic high on ESt causes  $v_c$  (see Figure 3) to rise as the capacitor discharges. Provided signal condition is maintained (ESt remains high) for the

Digit	TOE	INH	ESt	<b>Q</b> <sub>4</sub>	$Q_3$	Q <sub>2</sub>	Q <sub>1</sub>			
ANY	L	Х	Н	Z	Z	Z	Z			
1	Н	Х	Н	0	0	0	1			
2	Н	Х	Н	0	0	1	0			
3	Н	Х	Н	0	0	1	1			
4	Н	Х	Н	0	1	0	0			
5	Н	Х	Н	0	1	0	1			
6	Н	Х	Н	0	1	1	0			
7	Н	Х	Н	0	1	1	1			
8	Н	Х	Н	1	0	0	0			
9	Н	Х	Н	1	0	0	1			
0	Н	Х	Н	1	0	1	0			
*	Н	Х	Н	1	0	1	1			
#	Н	Х	Н	1	0	0	0			
А	Н	L	Н	1	0	0	1			
В	Н	L	Н	1	0	1	0			
С	Н	L	Н	1	1	1	1			
D	Н	L	Н	0	0	0	0			
А	Н	Н	L							
В	Н	Н	L		ected, th					
С	Н	Н	L		main the us detec					
D	H	H	L			Tabl				

 Table 1. Functional Decode Table

 L=LOGIC LOW, H=LOGIC HIGH, Z=HIGH IMPEDANCE

 X = DON'T CARE

validation period ( $t_{GTP}$ ),  $v_c$  reaches the threshold (V<sub>TSt</sub>) of the steering logic to register the tone pair, latching its corresponding 4-bit code (see Table 1) into the output latch. At this point the GT output is activated and drives vc to VDD. GT continues to drive high as long as ESt remains high. Finally, after a short delay to allow the output latch to settle, the delayed steering output flag (StD) goes high, signalling that a received tone pair has been registered. The contents of the output latch are made available on the 4-bit output bus by raising the three state control input (TOE) to a logic high. The steering circuit works in reverse to validate the interdigit pause between signals. Thus, as well as rejecting signals too short to be considered valid, the receiver will tolerate signal interruptions (dropout) too short to be considered a valid pause. This facility, together with the capability of selecting the steering time constants externally, allows the designer to tailor performance to meet a wide variety of system requirements.

#### **Guard Time Adjustment**

In many situations not requiring selection of tone duration and interdigital pause, the simple steering circuit shown in Figure 3 is applicable. Component values are chosen according to the formula:

# $t_{REC} = t_{DP} + t_{GTP}$ $t_{ID} = t_{DA} + t_{GTA}$

The value of  $t_{DP}$  is a device parameter (see Figure 7) and  $t_{REC}$  is the minimum signal duration to be recognized by the receiver. A value for C of 0.1  $\mu$ F is recommended for most applications, leaving R to be selected by the designer.





Figure 3 - Basic Steering Circuit

Different steering arrangements may be used to select independently the guard times for tone present (t<sub>GTP</sub>) and tone absent (t<sub>GTA</sub>). This may be necessary to meet system specifications which place both accept and reject limits on both tone duration and interdigital pause. Guard time adjustment also allows the designer to tailor system parameters such as talk off and noise immunity. Increasing tREC improves talk-off performance since it reduces the probability that tones simulated by speech will maintain signal condition long enough to be registered. Alternatively, a relatively short t<sub>REC</sub> with a long t<sub>DO</sub> would be appropriate for extremely noisy environments where fast acquisition time and immunity to tone drop-outs are required. Design information for guard time adjustment is shown in Figure 4.

#### Power-down and Inhibit Mode

A logic high applied to pin 6 (PWDN) will power down the device to minimize the power consumption in a standby mode. It stops the oscillator and the functions of the filters.

Inhibit mode is enabled by a logic high input to the pin 5 (INH). It inhibits the detection of tones representing characters A, B, C, and D. The output code will remain the same as the previous detected code (see Table 1).



#### **Differential Input Configuration**

The input arrangement of the MT88L70 provides a differential-input operational amplifier as well as a bias source ( $V_{Ref}$ ) which is used to bias the inputs at mid-rail. Provision is made for connection of a feedback resistor to the op-amp output (GS) for adjustment of gain. In a single-ended configuration,




Figure 5 - Differential Input Configuration




Figure 6 - Single-Ended Input Configuration

the input pins are connected as shown in Figure 6 with the op-amp connected for unity gain and  $V_{Ref}$  biasing the input at  $1/2V_{DD}$ . Figure 5 shows the differential configuration, which permits the adjustment of gain with the feedback resistor  $R_5$ .

#### **Crystal Oscillator**

The internal clock circuit is completed with the addition of an external 3.579545 MHz crystal and is connected as shown in Figure 6 (Single-ended Input Configuration).

### **Applications**

A single-ended input configuration is shown in Figure 6. For applications with differential signal inputs the circuit shown in Figure 5 may be used.

### Absolute Maximum Ratings<sup>†</sup>

	Parameter	Symbol	Min	Max	Units
1	DC Power Supply Voltage	V <sub>DD</sub>		7	V
2	Voltage on any pin	VI	V <sub>SS</sub> -0.3	V <sub>DD</sub> +0.3	V
3	Current at any pin (other than supply)	I <sub>I</sub>		10	mA
4	Storage temperature	T <sub>STG</sub>	-65	+150	°C
5	Package power dissipation	P <sub>D</sub>		500	mW

† Exceeding these values may cause permanent damage. Functional operation under these conditions is not implied. Derate above 75 °C at 16 mW / °C. All leads soldered to board.

### Recommended Operating Conditions - Voltages are with respect to ground (V<sub>SS</sub>) unless otherwise stated.

	Parameter	Sym	Min	Тур <sup>‡</sup>	Max	Units	Test Conditions
1	DC Power Supply Voltage	V <sub>DD</sub>	2.7	3.0	3.6	V	
2	Operating Temperature	Τ <sub>Ο</sub>	-40		+85	°C	
3	Crystal/Clock Frequency	fc		3.579545		MHz	
4	Crystal/Clock Freq.Tolerance	∆fc		±0.1		%	

<sup>‡</sup> Typical figures are at 25°C and are for design aid only: not guaranteed and not subject to production testing.

### **DC Electrical Characteristics** - $V_{DD}$ =3.0V+ 20%/-10%, $V_{SS}$ =0V, -40°C $\leq$ T<sub>O</sub> $\leq$ +85°C, unless otherwise stated.

		Characteristics	Sym	Min	Тур <sup>‡</sup>	Мах	Units	Test Conditions
1	S U	Standby supply current	I <sub>DDQ</sub>		1	10	μA	PWDN=V <sub>DD</sub>
2	P	Operating supply current	I <sub>DD</sub>		2.0	5.5	mA	
3	P L Y	Power consumption	P <sub>O</sub>		6		mW	f <sub>c</sub> =3.579545 MHz
4		High level input	$V_{\text{IH}}$	2.1			V	V <sub>DD</sub> =3.0V
5		Low level input voltage	$V_{\text{IL}}$			0.9	V	V <sub>DD</sub> =3.0V
6	I	Input leakage current	$ _{\rm H}/ _{\rm H}$		0.05	5	μA	$V_{IN}=V_{SS}$ or $V_{DD}$
7	N P U	Pull up (source) current	I <sub>SO</sub>		4	15	μA	TOE (pin 10)=0, V <sub>DD</sub> =3.0V
8	T S	Pull down (sink) current	I <sub>SI</sub>		15	40	μA	INH=V <sub>DD</sub> , PWDN=V <sub>DD</sub> , V <sub>DD</sub> =3.0V
9		Input impedance (IN+, IN-)	R <sub>IN</sub>		10		MΩ	@ 1 kHz
10		Steering threshold voltage	$V_{\text{TSt}}$		$0.465V_{DD}$		V	
11		Low level output voltage	V <sub>OL</sub>			V <sub>SS</sub> +0.03	V	No load
12	0 U	High level output voltage	V <sub>OH</sub>	V <sub>DD</sub> -0.03			V	No load
13	T	Output low (sink) current	I <sub>OL</sub>	1.5	8		mA	V <sub>OUT</sub> =0.4 V
14	P U	Output high (source) current	I <sub>OH</sub>	1.0	3.0		mA	V <sub>OUT</sub> =3.6 V, V <sub>DD</sub> =3.6V
15	T S	V <sub>Ref</sub> output voltage	$V_{Ref}$		0.512V <sub>DD</sub>		V	No load
16		V <sub>Ref</sub> output resistance	R <sub>OR</sub>		1		kΩ	

‡ Typical figures are at 25°C and are for design aid only: not guaranteed and not subject to production testing.

	Characteristics	Sym	Min	Тур <sup>‡</sup>	Max	Units	Test Conditions
1	Input leakage current	I <sub>IN</sub>			100	nA	$V_{SS} \le V_{IN} \le V_{DD}$
2	Input resistance	R <sub>IN</sub>	10			MΩ	
3	Input offset voltage	V <sub>OS</sub>			25	mV	
4	Power supply rejection	PSRR	50			dB	1 kHz
5	Common mode rejection	CMRR	40			dB	$V_{SS}$ + 0.75 V $\leq$ V_{IN} $\leq$ V_{DD}\mbox{-}0.75 biased at V_{Ref}\mbox{=}1.5 V
6	DC open loop voltage gain	A <sub>VOL</sub>	32			dB	
7	Unity gain bandwidth	f <sub>C</sub>	0.30			MHz	
8	Output voltage swing	Vo		2.2		V <sub>pp</sub>	Load $\geq$ 100 k $\Omega$ to V_{SS} @ GS
9	Maximum capacitive load (GS)	CL			100	pF	
10	Resistive load (GS)	R <sub>L</sub>			50	kΩ	
11	Common mode range	V <sub>CM</sub>		1.5		V <sub>pp</sub>	No Load

#### **Operating Characteristics** - $V_{DD}$ =3.0V+20%/-10%, $V_{SS}$ =0V, -40°C $\leq$ T<sub>O</sub> $\leq$ +85°C, unless otherwise stated. Gain Setting Amplifier

## AC Electrical Characteristics - $V_{DD}$ =3.0V +20%/-10%, $V_{SS}$ =0V, -40°C $\leq$ T<sub>O</sub> $\leq$ +85°C, using Test Circuit shown in Fig. 6.

	Characteristics	Sym	Min	Тур‡	Max	Units	Notes*
1	Valid input signal levels (each tone of composite signal)		-34 15.4		-4.0 489	dBm mV <sub>RMS</sub>	1,2,3,5,6,9 Min @ V <sub>DD</sub> =3.6V Max @ V <sub>DD</sub> =2.7V
2	Negative twist accept				8	dB	2,3,6,9,12
3	Positive twist accept				8	dB	2,3,6,9,12
4	Frequency deviation accept		±1.5% ± 2 Hz				2,3,5,9
5	Frequency deviation reject		±3.5%				2,3,5,9
6	Third zone tolerance			-16		dB	2,3,4,5,9,10
7	Noise tolerance			-12		dB	2,3,4,5,7,9,10
8	Dial zone tolerance			+22		dB	2,3,4,5,8,9,11

‡ Typical figures are at 25 °C and are for design aid only: not guaranteed and not subject to production testing.

#### \*NOTES

dBm= decibels above or below a reference power of 1 mW into a 600 ohm load.
 Digit sequence consists of all DTMF tones.
 Tone duration= 40 ms, tone pause= 40 ms.
 Signal condition consists of nominal DTMF frequencies.
 Both tones in composite signal have an equal amplitude.


- Tone pair is deviated by ±1.5%±2 Hz.
   Bandwidth limited (3 kHz ) Gaussian noise.
   The precise dial tone frequencies are (350 Hz and 440 Hz) ±2 %.
- 9. For an error rate of better than 1 in 10,000.
- 10. Referenced to lowest level frequency component in DTMF signal.
- 11. Referenced to the minimum valid accept level.
- 12. Guaranteed by design and characterization.

		Characteristics	Sym	Min	Тур <sup>‡</sup>	Max	Units	Conditions
1		Tone present detect time	t <sub>DP</sub>	5	11	14	ms	Note 1
2	т	Tone absent detect time	t <sub>DA</sub>	0.5	4	8.5	ms	Note 1
3	I M	Tone duration accept	t <sub>REC</sub>			40	ms	Note 2
4	I N	Tone duration reject	t <sub>REC</sub>	20			ms	Note 2
5	G	Interdigit pause accept	t <sub>ID</sub>			40	ms	Note 2
6		Interdigit pause reject	t <sub>DO</sub>	20			ms	Note 2
7		Propagation delay (St to Q)	t <sub>PQ</sub>			11	μs	TOE=V <sub>DD</sub>
8	0	Propagation delay (St to StD)	t <sub>PStD</sub>			20	μs	TOE=V <sub>DD</sub>
9	U T	Output data set up (Q to StD)	t <sub>QStD</sub>		5.0		μs	TOE=V <sub>DD</sub>
10	P U T	Propagation delay (TOE to Q ENABLE)	t <sub>PTE</sub>		50		ns	load of 10 kΩ, 50 pF
11	S	Propagation delay (TOE to Q DISABLE)	t <sub>PTD</sub>		130		ns	load of 10 kΩ, 50 pF
12	P D	Power-up time	t <sub>PU</sub>		30		ms	Note 3
13	W N	Power-down time	t <sub>PD</sub>		20		ms	
14		Crystal/clock frequency	f <sub>C</sub>	3.5759	3.5795	3.5831	MHz	
15	C	Clock input rise time	t <sub>LHCL</sub>			110	ns	Ext. clock
16	0	Clock input fall time	t <sub>HLCL</sub>			110	ns	Ext. clock
17	C K	Clock input duty cycle	$DC_{CL}$	40	50	60	%	Ext. clock
18		Capacitive load (OSC2)	C <sub>LO</sub>			15	pF	

AC Electrical Characteristics -  $V_{DD}$ =3.0V+20%/-10%,  $V_{SS}$ =0V, -40°C  $\leq$  To  $\leq$  +85°C, using Test Circuit shown in Figure 6.

‡ Typical figures are at 25°C and are for design aid only: not guaranteed and not subject to production testing.

\*NOTES:
Used for guard-time calculation purposes only and tested at -4dBm.
These, user adjustable parameters, are not device specifications. The adjustable settings of these minimums and maximums are recommendations based upon network requirements.
With valid tone present at input, t<sub>PU</sub> equals time from PDWN going low until ESt going high.



# MT88L70

NOTES: