


# **3V Integrated DTMF Transceiver with Power-Down and Adaptive Micro Interface**

#### **Features**

- · Complete DTMF transmitter/receiver
- Low voltage operation (2.7-3.6V)
- Adaptive micro interface enables compatibility with Intel and Motorola processors
- DTMF transmitter/receiver power-down via register control or power-down pin
- Adjustable guard time
- · Automatic tone burst mode
- · Call progress tone detection to -30dBm

### **Applications**

- · Credit card systems
- · Paging systems
- Repeater systems/mobile radio
- Interconnect dialers
- Pay phones
- · Remote monitor/Control systems



### Description

The MT88L85 is a monolithic DTMF transceiver with call progress filter. It is fabricated in CMOS technology offering low power consumption and high reliability.

The receiver section is based upon the industry standard MT8870 DTMF receiver. The transmitter utilizes a switched capacitor D/A converter for low distortion, high accuracy DTMF signalling. Internal counters provide a burst mode such that tone bursts can be transmitted with precise timing. A call progress filter can be selected allowing a microprocessor to analyze call progress tones.

The MT88L85 utilizes an adaptive micro interface, which allows the device to be connected to a number of popular microcontrollers with minimal external logic. The MT88L85 provides enhanced power-down features. The transmitter and receiver may independently be powered down via register control.




Figure 1 - Functional Block Diagram




Figure 2 - Pin Connections

## **Pin Description**

Piı	n #						
24	28	Name	ain Select. Gives access to output of front end differential amplifier for connection of edback resistor.  eference Voltage output (V <sub>DD</sub> /2).  round (0V).  scillator input. This pin can also be driven directly by an external clock. CMOS ompatible.  scillator output. A 3.579545 MHz crystal connected between OSC1 and OSC2 ompletes the internal oscillator circuit. Leave open circuit when OSC1 is driven externally. utput from internal DTMF transmitter. High impedance when TOUT bit in Control Register (CRA) is set to low. Requires resistive termination to Vss.  Motorola) Read/Write or (Intel) Write microprocessor input. CMOS compatible.  hip Select input must be gated externally by either address strobe (AS), valid memory ddress (VMA) or address latch enable (ALE) signal, depending on processor used. See				
1	1	IN+	Non-inverting op-amp input.				
2	2	IN-	Inverting op-amp input.				
3	4	GS	<b>Gain Select</b> . Gives access to output of front end differential amplifier for connection of feedback resistor.				
4	6	V <sub>Ref</sub>	Reference Voltage output (V <sub>DD</sub> /2).				
5	7	V <sub>SS</sub>	Ground (0V).				
6	8	OSC1	Oscillator input. This pin can also be driven directly by an external clock. CMOS compatible.				
7	9	OSC2	Oscillator output. A 3.579545 MHz crystal connected between OSC1 and OSC2 completes the internal oscillator circuit. Leave open circuit when OSC1 is driven externally.				
10	12	TONE	Output from internal DTMF transmitter. High impedance when TOUT bit in Control Register A (CRA) is set to low. Requires resistive termination to Vss.				
11	13	$R/\overline{W}(\overline{WR})$	(Motorola) Read/Write or (Intel) Write microprocessor input. CMOS compatible.				
12	14	CS	Chip Select input must be gated externally by either address strobe (AS), valid memory address (VMA) or address latch enable (ALE) signal, depending on processor used. See Figure 12. Must not be tied low. CMOS compatible.				
13	15	RS0	Register Select input. Refer to Table 3 for bit interpretation. CMOS compatible.				
14	17	DS (RD)	(Motorola) <b>Data Strobe</b> or (Intel) <b>Read</b> microprocessor input. Activity on this input is only required when the device is being accessed. CMOS compatible.				
15	18	ĪRQ/CP	Interrupt Request/Call Progress (open drain) output. In interrupt mode, this output goes low when a valid DTMF tone burst has been transmitted or received. In call progress mode, this pin will output a rectangular signal representative of the input signal applied at the input op-amp. The input signal must be within the bandwidth limits of the call progress filter. See Figure 10.				
16	19	PWDN	<b>Power-down</b> (input). Active High. Powers down the device and inhibits the oscillator. IRQ and TONE output are high impedance. Data bus is held in tri-state. This pin has no internal pulldown resistor. Therefore, must be tied to logic low when not used.				
18- 21	21- 24	D0-D3	Microprocessor data bus. High impedance when $\overline{CS}$ = 1 or DS =0 (Motorola) or $\overline{RD}$ = 1 (Intel). CMOS compatible.				
22	26	ESt	<b>Early Steering</b> output. Presents a logic high once the digital algorithm has detected a valid tone pair (signal condition). Any momentary loss of signal condition will cause ESt to return to a logic low.				

D:	$\overline{}$					_	
Pin	υ	es	cr	מו	τι	0	n

Pi	n #			
24	28	Name		
23	27	St/GT	<b>Steering Input/Guard Time</b> output (bidirectional). A voltage greater than $V_{TSt}$ detected at St causes the device to register the detected tone pair and update the output latch. A voltage less than $V_{TSt}$ frees the device to accept a new tone pair. The GT output acts to reset the external steering time-constant; its state is a function of ESt and the voltage on St.	
24	28	V <sub>DD</sub>	Positive power supply (3V typ.).	
8,9 17	3,5, 10,11 16, 20, 25	NC	No Connection.	

#### **Functional Description**

The MT88L85 Integrated DTMF Transceiver consists of a high performance DTMF receiver with an internal gain setting amplifier and a DTMF generator, which employs a burst counter to synthesize precise tone bursts and pauses. A call progress mode can be selected so that frequencies within the specified passband can be detected. The adaptive micro interface allows various microcontrollers to access the MT88L85 internal registers.

#### Power-Down

The MT88L85 provides enhanced power-down functionality to facilitate minimization of supply current consumption. DTMF transmitter and receiver circuit blocks can be independently powered down via register control. When asserted, the RxEN control bit powers down all analog and digital circuitry associated solely with the DTMF and Call Progress receiver. The TOUT control bit is used to disable the transmitter and put all circuitry associated only with the DTMF transmitter in power-down mode. With the TOUT control bit asserted, the TONE output pin is held in a high impedance (floating) state. When both power-down control bits are asserted, circuits utilized by both the DTMF transmitter and receiver are also powered down. This power-down control disables the crystal oscillators, and the VRef generator. addition, the IRQ, TONE output and DATA pins are held in a high impedance state. Finally, the whole device is put in a power-down state when the PWDN pin is asserted.

#### **Input Configuration**

The input arrangement of the MT88L85 provides a differential-input operational amplifier as well as a bias source ( $V_{Ref}$ ), which is used to bias the inputs at  $V_{DD}/2$ . Provision is made for connection of a feedback resistor to the op-amp output (GS) for gain adjustment.

For applications which are required to meet a guaranteed RX input level of -29dBm over the full temperature and supply voltage range, a unity gain input configuration as shown in Figures 3 and 4 can be used.

For applications which require signal detection lower than -29dBm, the external resistors can be configured to give adequate gain. For example, if the application requires tone detection of -31dB, the input gain can be set to +2dB with the external resistors (see Figures 13 and 14 for value of resistors). However, when +2dB gain is used, the corresponding maximum input signal level must not exceed -6dBm.

#### **Receiver Section**

Separation of the low and high group tones is achieved by applying the DTMF signal to the inputs of two sixth-order switched capacitor bandpass filters, the bandwidths of which correspond to the low and high group frequencies (see Table 1). The filters also incorporate notches at 350 Hz and 440 Hz for exceptional dial tone rejection. Each filter output is followed by a single order switched capacitor filter section, which smooths the signals prior to limiting. Limiting is performed by high-gain comparators which are provided with hysteresis to prevent detection of unwanted low-level signals. The outputs of the comparators provide full rail logic swings at the frequencies of the incoming DTMF signals.




Figure 3 - Single-Ended Input Configuration




Figure 4 - Differential Input Configuration

F <sub>LOW</sub>	F <sub>HIGH</sub>	DIGIT	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>
697	1209	1	0	0	0	1
697	1336	2	0	0	1	0
697	1477	3	0	0	1	1
770	1209	4	0	1	0	0
770	1336	5	0	1	0	1
770	1477	6	0	1	1	0
852	1209	7	0	1	1	1
852	1336	8	1	0	0	0
852	1477	9	1	0	0	1
941	1336	0	1	0	1	0
941	1209	*	1	0	1	1
941	1477	#	1	1	0	0
697	1633	Α	1	1	0	1
770	1633	В	1	1	1	0
852	1633	С	1	1	1	1
941	1633	D	0	0	0	0

0= LOGIC LOW, 1= LOGIC HIGH

Table 1. Functional Encode/Decode Table

Following the filter section is a decoder employing digital counting techniques to determine the frequencies of the incoming tones and to verify that they correspond to standard DTMF frequencies. A complex averaging algorithm protects against tone simulation by extraneous signals such as voice while providing tolerance to small frequency deviations and variations. This averaging algorithm has been developed to ensure an optimum combination of immunity to talk-off and tolerance to the presence of interfering frequencies (third tones) and noise. When

the detector recognizes the presence of two valid tones (this is referred to as the "signal condition" in some industry specifications) the "Early Steering" (ESt) output will go to an active state. Any subsequent loss of signal condition will cause ESt to assume an inactive state.

#### **Steering Circuit**

Before registration of a decoded tone pair, the receiver checks for a valid signal duration (referred to as character recognition condition). This check is performed by an external RC time constant driven by ESt. A logic high on ESt causes v<sub>c</sub> (see Figure 5) to rise as the capacitor discharges. Provided that the signal condition is maintained (ESt remains high) for the validation period (t<sub>GTP</sub>), v<sub>c</sub> reaches the threshold (V<sub>TSt</sub>) of the steering logic to register the tone pair, latching its corresponding 4-bit code (see Table 1) into the Receive Data Register. At this point the GT output is activated and drives  $v_c$  to  $V_{DD}$ . GT continues to drive high as long as ESt remains high. Finally, after a short delay to allow the output latch to settle, the delayed steering output flag goes high, signalling that a received tone pair has been registered. The status of the delayed steering flag can be monitored by checking the appropriate bit in the status register. If Interrupt mode has been selected, the IRQ/CP pin will pull low when the delayed steering flag is active.

The contents of the output latch are updated on an active delayed steering transition. This data is presented to the four bit bidirectional data bus when the Receive Data Register is read. The steering circuit works in reverse to validate the interdigit pause between signals. Thus, as well as rejecting signals too short to be considered valid, the receiver will tolerate signal interruptions (drop out) too short to be considered a valid pause. This facility, together with the capability of selecting the steering time constants externally, allows the designer to tailor performance to meet a wide variety of system requirements.




Figure 5 - Basic Steering Circuit

#### **Guard Time Adjustment**

The simple steering circuit shown in Figure 5 is adequate for most applications. Component values are chosen according to the following inequalities (see Figure 7):

$$\begin{split} t_{REC} & \geq t_{DPmax} + t_{GTPmax} - t_{DAmin} \\ t_{\overline{REC}} & \leq t_{DPmin} + t_{GTPmin} - t_{DAmax} \\ t_{ID} & \geq t_{DAmax} + t_{GTAmax} - t_{DPmin} \\ t_{DO} & \leq t_{DAmin} + t_{GTAmin} - t_{DPmax} \end{split}$$

The value of  $t_{DP}$  is a device parameter (see AC Electrical Characteristics) and  $t_{REC}$  is the minimum signal duration to be recognized by the receiver. A value for C1 of 0.1  $\mu F$  is recommended for most




Figure 6 - Guard Time Adjustment




Figure 7 - Receiver Timing Diagram

#### **EXPLANATION OF EVENTS**

- TONE BURSTS DETECTED, TONE DURATION INVALID, RX DATA REGISTER NOT UPDATED.
- B) TONE #n DETECTED, TONE DURATION VALID, TONE DECODED AND LATCHED IN RX DATA REGISTER.
- C) END OF TONE #n DETECTED, TONE ABSENT DURATION VALID, INFORMATION IN RX DATA REGISTER
- RETAINED UNTIL NEXT VALID TONE PAIR.
- D) TONE #n+1 DETECTED, TONE DURATION VALID, TONE DECODED AND LATCHED IN RX DATA REGISTER.
- E) ACCEPTABLE DROPOUT OF TONE #n+1, TONE ABSENT DURATION INVALID, DATA REMAINS UNCHANGED.
- F) END OF TONE #n+1 DETECTED, TONE ABSENT DURATION VALID, INFORMATION IN RX DATA REGISTER RETAINED UNTIL NEXT VALID TONE PAIR.

#### **EXPLANATION OF SYMBOLS**

V<sub>in</sub> DTMF COMPOSITE INPUT SIGNAL.

EST EARLY STEERING OUTPUT. INDICATES DETECTION OF VALID TONE FREQUENCIES. St/GT STEERING INPUT/GUARD TIME OUTPUT. DRIVES EXTERNAL RC TIMING CIRCUIT.

RX<sub>0</sub>-RX<sub>3</sub> 4-BIT DECODED DATA IN RECEIVE DATA REGISTER

b3 DELAYED STEERING IN STATUS REGISTER (BIT 3) INDICATES THAT VALID FREQUENCIES HAVE BEEN

PRESENT/ABSENT FOR THE REQUIRED GUARD TIME THUS CONSTITUTING A VALID SIGNAL. ACTIVE LOW

FOR THE DURATION OF A VALID DTMF SIGNAL.

b2 RECEIVE DATA REGISTER FULL (BIT 2) IN STATUS REGISTER INDICATES THAT VALID DATA IS IN THE RECEIVE

DATA REGISTER. THE BIT IS CLEARED AFTER THE STATUS REGISTER IS READ.

IRQ/CP INTERRUPT IS ACTIVE INDICATING THAT NEW DATA IS IN THE RX DATA REGISTER. THE INTERRUPT IS

CLEARED AFTER THE STATUS REGISTER IS READ.

trec Maximum DTMF Signal Duration not detected as valid. Typically 20MS.

 ${
m t_{REC}}$  MINIMUM DTMF SIGNAL DURATION REQUIRED FOR VALID RECOGNITION. TYPICALLY 40MS.

 $t_{\text{ID}}$  MINIMUM TIME BETWEEN VALID SEQUENTIAL DTMF SIGNALS. TYPICALLY 40MS.  $t_{\text{DO}}$  MAXIMUM ALLOWABLE DROPOUT DURING VALID DTMF SIGNAL. TYPICALLY 20MS.

 $t_{\mathsf{DP}}$  TIME TO DETECT VALID FREQUENCIES PRESENT.

 $t_{\mathsf{DA}}$  TIME TO DETECT VALID FREQUENCIES ABSENT.

 $t_{\mbox{\scriptsize GTP}}$  GUARD TIME, TONE PRESENT.  $t_{\mbox{\scriptsize GTA}}$  GUARD TIME, TONE ABSENT.

Figure 8 - Description of Timing Events

applications, leaving R1 to be selected by the designer. Different steering arrangements may be used to select independent tone present  $(t_{\text{GTP}})$  and tone absent  $(t_{\text{GTA}})$  guard times. This may be necessary to meet system specifications which place both accept and reject limits on tone duration and interdigital pause. Guard time adjustment also allows the designer to tailor system parameters such as talk-off and noise immunity.

Increasing  $t_{\text{REC}}$  improves talk-off performance since it reduces the probability that tones simulated by speech will maintain a valid signal condition long enough to be registered. Alternatively, a relatively short  $t_{\text{REC}}$  with a long  $t_{\text{DO}}$  would be appropriate for extremely noisy environments where fast acquisition time and immunity to tone drop-outs are required. Design information for guard time adjustment is shown in Figure 6. The receiver timing is shown in Figure 7 with a description of the events in Figure 8.

## **Call Progress Filter**

A call progress mode, using the MT88L85, can be selected to allow the detection of various tones, which identify the progress of a telephone call on the network. The call progress tone input and DTMF

input are common, however, call progress tones can only be detected when CP mode has been selected. DTMF signals cannot be detected if CP mode has been selected (see Table 7). Figure 10 indicates the useful detect bandwidth of the call progress filter. Frequencies presented to the input, which are within the 'accept' bandwidth limits of the filter, are hard-limited by a high gain comparator with the  $\overline{\mbox{IRQ}}/\mbox{CP}$  pin serving as the output. The square-wave output obtained from the schmitt trigger can be analyzed by a microprocessor or counter arrangement to determine the nature of the call progress tone being detected. Frequencies which are in the 'reject' area will not be detected and consequently the  $\overline{\mbox{IRQ}}/\mbox{CP}$  pin will remain low.

#### **DTMF Generator**

The DTMF transmitter employed in the MT88L85 is capable of generating all sixteen standard DTMF tone pairs with low distortion and high accuracy. All frequencies are derived from an external 3.579545 MHz crystal. The sinusoidal waveforms for the individual tones are digitally synthesized by using row and column programmable dividers and switched capacitor D/A converters. The row and column tones are mixed and filtered to provide a DTMF signal with low total harmonic distortion and




Figure 9 - Spectrum Plot

high accuracy. To specify a DTMF signal, data conforming to the encoding format shown in Table 1 must be written to the transmit Data Register. Note that Table 1 is the same as the receiver output code. The individual tones which are generated ( $f_{LOW}$  and  $f_{HIGH}$ ) are referred to as Low Group and High Group tones. As seen from the table, the low group frequencies are 697, 770, 852 and 941 Hz. The high group frequencies are 1209, 1336, 1477 and 1633 Hz. Typically, the high group to low group amplitude ratio (twist) is 2 dB to compensate for high group attenuation on long loops.




Figure 10 - Call Progress Response

The period of each tone consists of 32 equal time segments. The period of a tone is controlled by varying the length of these time segments. During write operations to the Transmit Data Register the 4 bit data on the bus is latched and converted to 2 of 8 coding for use by the programmable divider circuitry. This code is used to specify a time segment length, which will ultimately determine the frequency of the tone. When the divider reaches the appropriate

count, as determined by the input code, a reset pulse is issued and the counter starts again. The number of time segments is fixed at 32, however, by varying the segment length as described above, the frequency can also be varied. The divider output clocks another counter, which addresses the sinewave lookup ROM.

The lookup table contains codes which are used by the switched capacitor D/A converter to obtain discrete and highly accurate DC voltage levels. Two identical circuits are employed to produce row and column tones, which are then mixed by using a low noise summing amplifier. A bandwidth limiting filter is incorporated and serves to attenuate distortion products above 8 kHz. Figure 9 shows that the distortion products are very low in amplitude.

#### **Burst Mode**

In certain telephony applications it is required that DTMF signals being generated are of a specific duration determined either by the particular application or by any one of the exchange transmitter specifications currently existing. Standard DTMF signal timing can be accomplished by making use of the Burst Mode. The transmitter is capable of issuing symmetric bursts/pauses of predetermined duration. This burst/pause duration is 51 ms±1 ms which is a standard interval for autodialer and central office applications. After the burst/pause has been issued, the appropriate bit is set in the Status Register to indicate that the transmitter is ready for more data. The timing described above is available when DTMF mode has been selected. However, when CP mode (Call Progress mode) is selected, the burst/pause duration is doubled to 102 ms ±2 ms. Note that when CP mode and Burst mode have been selected, DTMF tones may only be transmitted and *not* received. In applications where a non-standard burst/pause time is desirable, a software timing loop or external timer can be used to provide the timing pulses when the burst mode is disabled by enabling and disabling the transmitter.

### **Single Tone Generation**

A single tone mode is available whereby individual tones from the low group or high group can be generated. This mode can be used for DTMF test equipment applications, acknowledgment tone generation and distortion measurements. Refer to Control Register B (CRB) description for details.

ACTIVE	OUTPUT FREG	%ERROR	
INPUT	SPECIFIED	ACTUAL	%ERROR
L1	697	699.1	+0.30
L2	770	766.2	-0.49
L3	852	847.4	-0.54
L4	941	948.0	+0.74
H1	1209	1215.9	+0.57
H2	1336	1331.7	-0.32
Н3	1477	1471.9	-0.35
H4	1633	1645.0	+0.73

Table 2. Actual Frequencies Versus Standard Requirements

#### **Distortion Calculations**


The MT88L85 is capable of producing precise tone bursts with minimal error in frequency (see Table 2). The internal summing amplifier is followed by a first-order lowpass switched capacitor filter to minimize harmonic components and intermodulation products. The total harmonic distortion for a *single tone* can be calculated by using Equation 1, which is the ratio of the total power of all the extraneous frequencies to the power of the fundamental frequency expressed as a percentage.

THD (%) = 100 
$$\frac{\left( V_{2f}^2 + V_{3f}^2 + V_{4f}^2 + \dots V_{nf}^2 \right)}{V_{fundamental}^2}$$

Equation 1. THD (%) For a Single Tone

The Fourier components of the tone output correspond to  $V_{2f}$ ...  $V_{nf}$  as measured on the output

waveform. The total harmonic distortion for a *dual tone* can be calculated by using Equation 2.  $V_L$  and  $V_H$  correspond to the low group amplitude and high group amplitude, respectively and  $V^2_{IMD}$  is the sum of all the intermodulation components. The internal switched-capacitor filter following the D/A converter keeps distortion products down to a very low level as shown in Figure 9.



Equation 2. THD (%) For a Dual Tone

#### **DTMF Clock Circuit**

The internal clock circuit is completed with the additions of a standard television colour burst crystal. The crystal specification is as follows:

Frequency: 3.579545 MHz

Frequency Tolerance: ±0.1%
Resonance Mode: Parallel
Load Capacitance: 18 pF
Maximum Series Resistance: 150 ohms
Maximum Drive Level: 2 mW

e.g. CTS Knights MP036S Toyocom TQC-203-A-9S

A number of MT88L85 devices can be connected as shown in Figure 11 such that only one crystal is required. Alternatively, the OSC1 inputs on all devices can be driven from a CMOS buffer with the OSC2 outputs left unconnected.




Figure 11 - Common Crystal Connection

## **Microprocessor Interface**

The MT88L85 design incorporates an adaptive interface, which allows it to be connected to various

kinds of microprocessors. Key functions of this interface include the following:

- Continuous activity on DS/RD is not necessary to update the internal status registers.
- Compatible with Motorola and Intel processors.
   Determines whether input timing is that of an
   Intel or Motorola controller by monitoring
   DS/RD, on the CS falling edge.
- Differentiates between multiplexed and nonmultiplexed microprocessor buses. Address and data are latched in accordingly.

Figure 17 shows the timing diagram for the Motorola microcontrollers. The chip select ( $\overline{CS}$ ) input is formed by NANDing address strobe ( $\overline{AS}$ ) and address decode output. The MT88L85 examines the state of DS/ $\overline{RD}$  on the falling edge of  $\overline{CS}$ . For Motorola bus timing DS/ $\overline{RD}$  must be low on the falling edge of CS. Figure 12(a) shows the connection of the MC68L11/MC68B11 Motorola processor to the MT88L85 DTMF transceiver.

Figures 18 and 19 are the timing diagrams for the Intel 8xL5x series (12 MHz) micro-controllers with multiplexed address and data buses. The MT88L85 latches in the state of DS/RD on the falling edge of CS. When DS/RD is high, Intel processor operation is selected. By NANDing the address latch enable (ALE) output with the high-byte address (P2) decode output, CS can be generated. Figure 12(b) shows the connection of these Intel processors to the MT88L85 transceiver.

**NOTE:** The adaptive micro interface relies on high-to-low transition on  $\overline{CS}$  to recognize the microcontroller interface. This pin must  $\underline{not}$  be tied permanently low. Only one register access is allowed on any  $\overline{CS}$  assertion.

The adaptive micro interface provides access to five internal registers. The read-only Receive Data Register contains the decoded output of the last valid DTMF digit received. Data entered into the write-only Transmit Data Register will determine which tone pair is to be generated (see Table 1 for coding details). Transceiver control is accomplished with two control registers (see Tables 6 and 7), CRA and CRB, which have the same address. A write operation to CRB is executed by first setting the most significant bit (b3) in CRA. The following write operation to the same address will then be directed to CRB, and subsequent write cycles will be directed back to CRA. The read-only status register indicates the current transceiver state (see Table 8).

A software reset must be included at the beginning of all programs to initialize the control registers upon power-up or power reset (see Figure 15). Refer to Tables 4-7 for bit descriptions of the two control registers.

The multiplexed  $\overline{IRQ}/CP$  pin can be programmed to generate an interrupt upon validation of DTMF signals or when the transmitter is ready for more data (burst mode only). Alternatively, this pin can be configured to provide a square-wave output of the call progress signal. The  $\overline{IRQ}/CP$  pin is an open drain output and requires an external pull-up resistor (see Figure 13 and Figure 14).




Figure 12 a) & b) - MT88L85 Interface Connections for Various Intel and Motorola Micros

	Motorola	Int	tel	
RS0	R/W	WR	RD	FUNCTION
0	0	0	1	Write to Transmit Data Register
0	1	1	0	Read from Receive Data Register
1	0	0	1	Write to Control Register
1	1	1	0	Read from Status Register

Table 3. Internal Register Functions

b3	b2	b1	b0
RSEL	IRQ	CP/DTMF	TOUT

Table 4. CRA Bit Positions

b3	b2	b1	b0
C/R	S/D	RxEN	BURST ENABLE

Table 5. CRB Bit Positions

BIT	NAME	DESCRIPTION
b0	TOUT	Tone Output Control. A logic high enables the tone output; a logic low puts the DTMF transmitter in power-down mode. The TONE output pin is held in high impedance and the transmit register is cleared. See Note 1 below.
b1	CP/DTMF	Call Progress or DTMF Mode Select. A logic high enables the receive call progress mode; a logic low enables DTMF mode. In DTMF mode the device is capable of receiving and transmitting DTMF signals. In CP mode a rectangular wave representation of the received tone signal will be present on the IRQ/CP output pin if IRQ has been enabled (Control Register A, b2=1). In order to be detected, CP signals must be within the bandwidth specified in the AC Electrical Characteristics for Call Progress.  Note: DTMF signals cannot be detected when CP mode is selected.
b2	IRQ	Interrupt Enable. A logic high enables the interrupt function; a logic low de-activates the interrupt function. When IRQ is enabled and DTMF mode is selected (Control Register A, b1=0), the IRQ/CP output pin will go low when either 1) a valid DTMF signal has been received for a valid guard time duration, or 2) the transmitter is ready for more data (burst mode only).
b3	RSEL	Register Select. A logic high selects Control Register B for the next write cycle to the control register address. After writing to Control Register B, the following control register write cycle will be directed to Control Register A.

Table 6. Control Register A Description

BIT	NAME	DESCRIPTION
b0	BURST	Burst Mode Select. A logic high de-activates burst mode; a logic low enables burst mode. When activated, the digital code representing a DTMF signal (see Table 1) can be written to the transmit register, which will result in a transmit DTMF tone burst and pause of equal durations (typically 51 msec). Following the pause, the status register will be updated (b1 - Transmit Data Register Empty), and an interrupt will occur if the interrupt mode has been enabled.  When CP mode (Control Register A, b1) is enabled the normal tone burst and pause durations are extended from a typical duration of 51 msec to 102 msec.  When BURST is high (de-activated) the transmit tone burst duration is determined by the TOUT bit (Control Register A, b0).
b1	RxEN	This bit enables the DTMF and Call Progress Tone receivers. A logic low enables both circuits. A logic high deactivates and puts both receiver circuits into power-down mode. See Note 1 below.
b2	S/D	Single or Dual Tone Generation. A logic high selects the single tone output; a logic low selects the dual tone (DTMF) output. The single tone generation function requires further selection of either the row or column tones (low or high group) through the C/R bit (Control Register B, b3).
b3	C/R	Column or Row Tone Select. A logic high selects a column tone output; a logic low selects a row tone output. This function is used in conjunction with the $S/\overline{D}$ bit (Control Register B, b2).

Table 7. Control Register B Description

Note 1: When both TOUT and RXEN are asserted to power-down, the crystal oscillator and the Vref circuits are powered down.

BIT	NAME	STATUS FLAG SET	STATUS FLAG CLEARED
b0	IRQ	Interrupt has occurred. Bit one (b1) or bit two (b2) is set.	Interrupt is inactive. Cleared after Status Register is read.
b1	TRANSMIT DATA REGISTER EMPTY (BURST MODE ONLY)	Pause duration has terminated and transmitter is ready for new data.	Cleared after Status Register is read or when in non-burst mode.
b2	RECEIVE DATA REGISTER FULL	Valid data is in the Receive Data Register.	Cleared after Status Register is read.
b3	DELAYED STEERING	Set upon the valid detection of the absence of a DTMF signal.	Cleared upon the detection of a valid DTMF signal.

Table 8. Status Register Description




Figure 13 - Application Circuit (Single-Ended Input)




Figure 14 - Application Circuit (Differential Input Configuration)

	INITIALIZ <i>i</i>	_							
	oftware reset must be included at the beginning of	all prog	rams to ir	nitialize	the con	trol regist	ers afte	r powe	r up.
De	scription:	<u>N</u>	<u>/lotorola</u>		tel		Data		
		RS0	$R/\overline{W}$	WR	RD	b3	b2	b1	b0
1)	Read Status Register	1	1	1	0	Х	Χ	Χ	Х
2)	Write to Control Register	1	0	0	1	0	0	0	0
3)	Write to Control Register	1	0	0	1	0	0	0	0
4)	Write to Control Register	1	0	0	1	1	0	0	0
5)	Write to Control Register	1	0	0	1	0	0	0	0
6)	Read Status Register	1	1	1	0	Х	Χ	Χ	Χ
	TYPICAL CONTROL SEQUEN	CE FOF	R BURST	MODE	APPLIC	ATIONS			
Tra	nsmit DTMF tones of 50 ms burst/50 ms pause and	d Receiv	e DTMF	Tones.					
Se	quence:								
		RS0	$R/\overline{W}$	$\overline{WR}$	$\overline{RD}$	b3	b2	b1	b0
1)	Write to Control Register A	1	0	0	1	1	1	0	1
,	(tone out, DTMF, IRQ, Select Control Register B)								
2)	Write to Control Register B	1	0	0	1	0	0	0	0
-,	(burst mode)		•	-		•	-		
3)	Write to Transmit Data Register	0	0	0	1	0	1	1	1
-,	(send a digit 7)	-		-					
4)	Wait for an Interrupt or Poll Status Register								
5)	Read the Status Register	1	1	1	0	Х	Χ	Χ	Х
•,	Troub the Clares register	·	·	•	Ū	, ,		,,	,,
	-if bit 1 is set, the Tx is ready for the next tone, in	which ca	ase						
	Write to Transmit Register	0	0	0	1	0	1	0	1
	(send a digit 5)								
	-if bit 2 is set, a DTMF tone has been received, in	which c	256						
	Read the Receive Data Register	0	1	1	0	Х	Х	Χ	Χ
		Ŭ	•		ŭ	^	^	^	^
	-if both bits are set								
	Read the Receive Data Register	0	1	1	0	Χ	Χ	Χ	Χ
	Write to Transmit Data Register	0	0	0	1	0	1	0	1

Figure 15 - Application Notes

## **Absolute Maximum Ratings\***

	Parameter	Symbol	Min	Max	Units
1	Power supply voltage V <sub>DD</sub> -V <sub>SS</sub>	$V_{DD}$ - $V_{SS}$		5.5	V
2	Voltage on any pin	V <sub>I</sub>	V <sub>SS</sub> -0.3	V <sub>DD</sub> +0.3	V
3	Current at any pin (Except V <sub>DD and</sub> V <sub>SS</sub> )			10	mA
4	Storage temperature	T <sub>ST</sub>	-65	+150	°C
5	Package power dissipation	P <sub>D</sub>		1000	mW

<sup>\*</sup> Exceeding these values may cause permanent damage. Functional operation under these conditions is not implied.

## $\textbf{Recommended Operating Conditions -} \ \ \text{Voltages are with respect to ground (V}_{SS}) \ \ \text{unless otherwise stated}.$

	Parameter	Sym	Min	Typ <sup>‡</sup>	Max	Units	Test Conditions
1	Positive power supply	$V_{DD}$	2.7	3	3.6	V	
2	Operating temperature	T <sub>O</sub>	-40		+85	°C	
3	Crystal clock frequency	f <sub>CLK</sub>	3.575965	3.579545	3.583124	MHz	

<sup>‡</sup> Typical figures are at 25 °C and for design aid only: not guaranteed and not subject to production testing.

## DC Electrical Characteristics $^{\dagger}$ - $\rm V_{SS}=0~\rm V.$

		Characteristics	Sym	Min	Typ <sup>‡</sup>	Max	Units	Test Conditions
1		Standby supply current	I <sub>DDQ</sub>		2.0	15.0	μΑ	V <sub>DD</sub> = 2.7V
					3.0	15.0		V <sub>DD</sub> = 3.6V
	S U P							TOUT and RxEN bits asserted to power-down mode, or PWDN Pin held HI
2	P L Y	Transmitter supply current	I <sub>DDTX</sub>		2.0	7.0	mA	Transmitter fully enabled and RxEN bit asserted to power-down mode
3		Receiver supply current	I <sub>DDRX</sub>		3.0	5.0	mA	Receiver fully enabled and TOUT bit asserted to power-down mode
4		Operating supply current	I <sub>DD</sub>		3.1	7.0	mA	Device fully enabled
5	I	High level input voltage (OSC1)	V <sub>IHO</sub>	0.7 V <sub>DD</sub>			V	
6	N P U	Low level input voltage (OSC1)	V <sub>ILO</sub>			0.3 V <sub>DD</sub>	V	
7	T S	Steering threshold voltage	V <sub>TSt</sub>	0.43 V <sub>DD</sub>	0.46 V <sub>DD</sub>	0.51 V <sub>DD</sub>	V	$V_{DD} = 3V$
8		Low level output voltage (OSC2)	V <sub>OLO</sub>			0.1 V <sub>DD</sub>	V	No load
9	O U	High level output voltage (OSC2)	V <sub>OHO</sub>	0.9 V <sub>DD</sub>			V	No load
10	T P U	Output leakage current (IRQ) (Tone)	I <sub>OZT</sub>		1	10	μΑ	
11	T S	V <sub>Ref</sub> output voltage	V <sub>Ref</sub>	0.47 V <sub>DD</sub>		0.53 V <sub>DD</sub>	V	No load
12		V <sub>Ref</sub> output resistance	R <sub>OR</sub>			2.5	kΩ	Note 9
13	D	Low level input voltage	V <sub>IL</sub>			0.3 V <sub>DD</sub>	V	
14	j g	High level input voltage	V <sub>IH</sub>	0.7 V <sub>DD</sub>			<b>V</b>	
15	i t	Input leakage current	I <sub>IZ</sub>			10	μΑ	$V_{IN}=V_{SS}$ to $V_{DD}$
16	a I	Output high impedance	I <sub>OZD</sub>			10	μA	$V_{IN}=V_{SS}$ to $V_{DD}$
17	Data	Source current	I <sub>OHD</sub>	1.0	3.8		mA	V <sub>OH</sub> =0.9V <sub>DD</sub>
18	Bus	Sink current	I <sub>OLD</sub>	1.5	4.0		mA	V <sub>OL</sub> =0.1V <sub>DD</sub>
19	ESt and	Source current	I <sub>OHE</sub>	0.5	2.8		mA	V <sub>OH</sub> =0.9V <sub>DD</sub>
20	St/GT	Sink current	I <sub>OLE</sub>	1.5	4		mA	V <sub>OL</sub> =0.1V <sub>DD</sub>
21	ĪRQ/ CP	Sink current	I <sub>OLI</sub>	0.7	9		mA	V <sub>OL</sub> =0.1V <sub>DD</sub>

<sup>†</sup> Characteristics are over recommended operating conditions unless otherwise stated. ‡ Typical figures are at 25 °C, V<sub>DD</sub> =3V and for design aid only: not guaranteed and not subject to production testing. \* See "Notes" following AC Electrical Characteristics Tables.

## **Electrical Characteristics** $\textbf{Gain Setting Amplifier} \text{ - Voltages are with respect to ground (V}_{SS}) \text{ unless otherwise stated, V}_{SS} = 0 \text{V, V}_{DD} = 3 \text{V, T}_{O} = 25 ^{\circ} \text{C.}$

	Characteristics	Sym	Min	Typ <sup>‡</sup>	Max	Units	Test Conditions
1	Input leakage current	I <sub>IN</sub>			100	nA	$V_{SS} \le V_{IN} \le V_{DD}$ Note 9
2	Input resistance	R <sub>IN</sub>	10			MΩ	Note 9
3	Input offset voltage	V <sub>OS</sub>			25	mV	Note 9
4	Power supply rejection	PSRR	50			dB	1 kHz, See Note 9
5	Common mode rejection	CMRR	40			dB	$V_{SS} + 0.75V \le V_{IN} \le V_{DD} - 0.75V$ biased at $V_{REF} = 1.5V$ Note 9
6	DC open loop voltage gain	A <sub>VOL</sub>	32			dB	Note 9
7	Unity gain bandwidth	fc	0.3			MHz	Note 9
8	Output voltage swing	V <sub>O</sub>	2.2			V <sub>pp</sub>	$R_{LGS}$ ≥ 100 k $\Omega$ to $V_{SS}$ at GS, 3KHz Note 9
9	Allowable capacitive load (GS)	C <sub>LGS</sub>			100	pF	Note 9
10	Allowable resistive load (GS)	R <sub>LGS</sub>	50			kΩ	Note 9
11	Common mode range	V <sub>CM</sub>		1.5		V <sub>pp</sub>	V <sub>DD</sub> = 3V, No Load Note 9

<sup>‡</sup> Typical figures are at 25°C and for design aid only: not guaranteed and not subject to production testing.

## MT88L85 AC Electrical Characteristics<sup>†</sup> - Voltages are with respect to ground (V<sub>SS</sub>) unless otherwise stated.

		Characteristics	Sym	Min	Typ <sup>‡</sup>	Max	Units	Notes*
1	R	Valid input signal levels (each tone of composite		-29		-4	dBm	1,2,3,5,6,13
	Х	signal)		27.5		489	mV <sub>RMS</sub>	1,2,3,5,6
2		Positive twist accept				8	dB	2,3,6,9
3		Negative twist accept				8	dB	2,3,6,9
4		Freq. deviation accept		±1.5%± 2Hz				2,3,5
5	R	Freq. deviation reject		±3.5%				2,3,5
6		Third tone tolerance				-16	dB	2,3,4,5,9,10
7		Noise tolerance				-12	dB	2,3,4,5,7,9,10
8		Dial tone tolerance			22		dB	2,3,4,5,8,9

<sup>†</sup> Characteristics are over recommended operating conditions unless otherwise stated. ‡ Typical figures are at 25°C, V<sub>DD</sub> = 3V, and for design aid only: not guaranteed and not subject to production testing. \* \*See "Notes" following AC Electrical Characteristics Tables.

## AC Electrical Characteristics†- Call Progress - Voltages are with respect to ground (VSS), unless otherwise stated.

	Characteristics	Sym	Min	Typ <sup>‡</sup>	Max	Units	Conditions
1	Accept Bandwidth	f <sub>A</sub>	320		500	Hz	@ -25 dBm Note 9
2	Lower freq. (REJECT)	f <sub>LR</sub>			290	Hz	@ -25 dBm Note 9
3	Upper freq. (REJECT)	f <sub>HR</sub>	540			Hz	@ -25 dBm Note 9
4	Call progress tone detect level (total power)		-30			dBm	

## AC Electrical Characteristics † - Voltages are with respect to ground (VSS), unless otherwise stated.

		Characteristics	Sym	Min	Typ <sup>‡</sup>	Max	Units	Conditions
1	T	Tone present detect time	t <sub>DP</sub>	5	11	14	ms	Note 11
2	O N	Tone absent detect time	t <sub>DA</sub>	0.5	4	8.5	ms	Note 11
3	E	Delay St to b3	t <sub>PStb3</sub>			20	μs	Figure 7, Note 9
4	I N	Delay St to RX <sub>0</sub> -RX <sub>3</sub>	t <sub>PStRX</sub>			11	μs	Figure 7, Note 9
5		Tone burst duration	t <sub>BST</sub>	50		52	ms	DTMF mode
6		Tone pause duration	t <sub>PS</sub>	50		52	ms	DTMF mode
7		Tone burst duration (extended)	t <sub>BSTE</sub>	100		104	ms	Call Progress mode
8	T	Tone pause duration (extended)	t <sub>PSE</sub>	100		104	ms	Call Progress mode
9	O N	High group output level	V <sub>HOUT</sub>	-17.3		-13.3	dBm	$R_{LT}$ =10k $\Omega$
10	Е	Low group output level	$V_{LOUT}$	-19.3		-15.3	dBm	$R_{LT}$ =10k $\Omega$
11	O U	Pre-emphasis	dB <sub>P</sub>		2	3	dB	$R_{LT}=10k\Omega$
12	T	Output distortion (Single Tone)	THD			-35	dB	25 kHz Bandwidth
13								$R_{LT}$ =10k $\Omega$ , Note 9
14		Frequency deviation	f <sub>D</sub>		±0.7	±1.5	%	f <sub>C</sub> =3.579545 MHz
15		Output load resistance	$R_{LT}$	10		50	kΩ	Note 9
16		Crystal/clock frequency	f <sub>C</sub>	3.5759	3.5795	3.5831	MHz	Note 9
17	Х	Clock input rise and fall time	t <sub>CLRF</sub>			110	ns	Ext. clock, Note 9
18	T A	Clock input duty cycle	DC <sub>CL</sub>	40	50	60	%	Ext. clock, Note 9
19	L	OSC2 load capacitance	C <sub>LO</sub>			30	pF	
20		Oscillator start-up time	t <sub>OST</sub>			10	ms	Note 9

<sup>†</sup> Timing is over recommended temperature & power supply voltages.

<sup>†</sup> Characteristics are over recommended operating conditions unless otherwise stated ‡ Typical figures are at 25°C, V<sub>DD</sub>=3V, and for design aid only: not guaranteed and not subject to production testing

<sup>‡</sup> Typical figures are at 25°C and for design aid only: not guaranteed and not subject to production testing.

## AC Electrical Characteristics†- MPU Interface - Voltages are with respect to ground (VSS), unless otherwise stated.

	Characteristics	Sym	Min	Typ <sup>‡</sup>	Max	Units	Conditions
1	RD/WR low pulse width	t <sub>CL</sub>	200	400		ns	Figure 16, Note 12 $t_{CL} + t_{CH} \ge 1000$ ns
2	DS high pulse width	t <sub>CH</sub>	200	400		ns	Figure 16, Note 12 $t_{CL} + t_{CH} \ge 1000$ ns
3	Rise and fall time all digital inputs	t <sub>R,</sub> t <sub>F</sub>			20	ns	Figure 16
4	R/W setup time	t <sub>RWS</sub>	23			ns	Figures 17
5	R/W hold time	t <sub>RWH</sub>	26			ns	Figures 17
6	Address setup time (RS0)	t <sub>AS</sub>	0			ns	Figures 17 - 19
7	Address hold time (RS0)	t <sub>AH</sub>	45			ns	Figures 17 - 19
8	Data hold time (read)	t <sub>DHR</sub>	22			ns	Figures 17 - 18
9	DS/RD to valid data delay (read)	t <sub>DDR</sub>			125	ns	Figures 17 - 18
10	Data setup time (write)	t <sub>DSW</sub>	60			ns	Figures 17,19
11	Data hold time (write)	t <sub>DHW</sub>	10			ns	Figures 17, 19
12	Chip select setup time	t <sub>CSS</sub>	45			ns	Figures 17 - 19
13	Chip select hold time	t <sub>CSH</sub>	10			ns	Figures 17 - 19
14	DS/RD set up time prior to CS assertion	t <sub>RDS</sub> ,t <sub>DSS</sub>	20			ns	Figures 17, 18

- Characteristics are over recommended operating conditions unless otherwise stated
- ‡ Typical figures are at 25°C, V<sub>DD</sub>=3V, and for design aid only: not guaranteed and not subject to production testing

NOTES: 1) dBm=decibels above or below a reference power of 1 mW into a 600 ohm load

- 2) Digit sequence consists of all 16 DTMF tones
  3) Tone duration=40 ms. Tone pause=40 ms
  4) Nominal DTMF frequencies are used

- 4) Nominal DTMF frequencies are used
  5) Both tones in the composite signal have an equal amplitude
  6) The tone pair is deviated by ± 1.5%±2 Hz
  7) Bandwidth limited (3 kHz) Gaussian noise
  8) The precise dial tone frequencies are 350 and 440 Hz (±2%)
  9) Guaranteed by design and characterization. Not subject to production testing
  10) Referenced to the lowest amplitude tone in the DTMF signal
  11) For example time calculation purposes

- 11) For guard time calculation purposes
   12) Operation of microprocessor interface requires that t<sub>CL</sub> + t<sub>CH</sub> ≥ 1000ns
   13) For Unity Gain Configuration




Figure 16 - Digital Signal Input Rise/Fall Times




Figure 17 - Motorola BUS Timing Diagram




Figure 18 - Intel Read Timing Diagram







Figure 19 - Intel Write Timing Diagram








	Min	Nom	Max				
	Inches	Inches	Inches				
Α	_	_	0.210				
A1	0.015	_	_				
A2	0.115	0.130	0.195				
b	0.016	0.018	0.020				
b1	0.055	0.060	0.065				
С	0.008	0.010	0.011				
D	1.235	1.245	1.255				
D1	0.005	_	_				
D2	0.920	0.930	0.940				
Е	0.300	0.312	0.324				
E1	0.244	0.250	0.254				
е	0.	100 BS	SC				
eВ	0.330	0.350	0.370				
Ĺ	0.115	_					
Ν	24						

Conforms to Jedec MS-001

Notes:
1. Controlling Dimensions are in inches
2. Dimension A, A1 and L are measured with the package seated in the Seating Plane
3. Dimensions D & E1 do not include mould flash or protrusions.
4. Not to scale

© Zarlink S	Semiconductor 2	003 All rights r	eserved.			Package Code
ISSUE	1				Previous package codes:	Package Outline for
ACN	213980			ZARLINK SEMICONDUCTOR		24 lead 300Mil PDIP
DATE	3Feb03			3EMICONDUCTOR		
APPRD.						GPD00824




		ol Dime			Altern	. Dimer				
Symbol	in r	<u>millimet</u>	res		ir	S				
'		Nominal	MAX		MIN	Nominal	MAX			
Α	1.70		2.00		0.067		0.079			
A1	0.05		0.20		0.002		0.008			
A2	1.65		1.85		0.065		0.073			
D	7.90		8.50		0.311		0.335			
E	7.40		8.20		0.291		0.323			
E1	5.00		5.60		0.197		0.220			
	0.55		0.95		0.022		0.037			
е	0.0	65 BS	SC.		0.026 BSC.					
Ь	0.22		0.38		0.009		0.015			
С	0.09		0.25		0.004		0.010			
Φ	o°		8°		0.		å			
	Pin features									
N	N 24									
Con	Conforms to JEDEC MO-150 AG Iss. B									


This drawing supersedes: -418/ED/51481/003 (UK)

## Notes:

- 1. A visual index feature, e.g. a dot, must be located within the cross—hatched area.
- 2. Controlling dimension are in millimeters.
- Dimensions D and E1 do not include mould flash or protrusion. Mould flash or protrusion shall not exceed 0.20 mm per side. D and E1 are maximum plastic body size dimensions including mould mismatch.
   Dimension b does not include dambar protrusion/intrusion. Allowable dambar protrusion shall be 0.13 mm total in excess of b dimension. Dambar intrusion shall not reduce dimension b by more than 0.07 mm.

© Zarlink S	Semiconductor	2002 All right	s reserved.			Package Code
ISSUE	1	2	3		Previous package codes	Package Outline for
ACN	201934	205233	213104	ZARLINK SEMICONDUCTOR	NP / N	24 lead SSOP (5.3mm Body Width)
DATE	27Feb97	25Sep98	15Jul02	3EWIEGN DOCTOR	,	
APPRD.						GPD00295





	Control Di	imensions	Altern. Di	imensions		
Symbol	in inc	hes	in millimetres			
	MIN	MAX	MIN	MAX		
Α	0.165	0.180	4.19	4.57		
A1	0.090	0.120	2.29	3.05		
A2	0.062	0.083	1.57	2.11		
А3	0.042	0.056	1.07	1.42		
A4	0.020	_	0.51			
D	0.485	0.495	12.32	12.57		
D1	0.450	0.456	11.43	11.58		
D2	0.191	0.219	4.85	5.56		
E	0.485	0.495	12.32	12.57		
E1	0.450	0.456	11.43	11.58		
E2	0.191	0.219	4.85	5.56		
В	0.026	0.032	0.66	0.81		
b	0.013	0.021	0.33	0.53		
е	0.050	1.27	BSC			
	Pin features					
ND	7					
NE	7					
N	28					
Note	Square					
Conforms to JEDEC MS-018AB Iss. A						

#### Notes:

- 1. All dimensions and tolerances conform to ANSI Y14.5M-1982
- 2. Dimensions D1 and E1 do not include mould protrusions.
  Allowable mould protrusion is 0.010" per side. Dimensions D1 and E1 include mould protrusion mismatch and are determined at the parting line, that is D1 and E1 are measured at the extreme material condition at the upper or lower parting line.
- 3. Controlling dimensions in Inches.
- 4. "N" is the number of terminals.
- 5. Not To Scale
- 6. Dimension R required for 120° minimum bend.

© Zarlink Semiconductor 2002 All rights reserved.			s reserved.			Package Code () A
ISSUE	1	2	3		Previous package codes	Package Outline for 28 lead PLCC
ACN	5958	207469	212422	ZARLINK SEMICONDUCTOR	HP / P	
DATE	15Aug94	10Sep99	22Mar02	SEMICONDUCTOR	,	
APPRD.						GPD00002



## For more information about all Zarlink products visit our Web Site at

www.zarlink.com

Information relating to products and services furnished herein by Zarlink Semiconductor Inc. trading as Zarlink Semiconductor or its subsidiaries (collectively "Zarlink") is believed to be reliable. However, Zarlink assumes no liability for errors that may appear in this publication, or for liability otherwise arising from the application or use of any such information, product or service or for any infringement of patents or other intellectual property rights owned by third parties which may result from such application or use. Neither the supply of such information or purchase of product or service conveys any license, either express or implied, under patents or other intellectual property rights owned by Zarlink or licensed from third parties by Zarlink, whatsoever. Purchasers of products are also hereby notified that the use of product in certain ways or in combination with Zarlink, or non-Zarlink furnished goods or services may infringe patents or other intellectual property rights owned by Zarlink.

This publication is issued to provide information only and (unless agreed by Zarlink in writing) may not be used, applied or reproduced for any purpose nor form part of any order or contract nor to be regarded as a representation relating to the products or services concerned. The products, their specifications, services and other information appearing in this publication are subject to change by Zarlink without notice. No warranty or guarantee express or implied is made regarding the capability, performance or suitability of any product or service. Information concerning possible methods of use is provided as a guide only and does not constitute any guarantee that such methods of use will be satisfactory in a specific piece of equipment. It is the user's responsibility to fully determine the performance and suitability of any equipment using such information and to ensure that any publication or data used is up to date and has not been superseded. Manufacturing does not necessarily include testing of all functions or parameters. These products are not suitable for use in any medical products whose failure to perform may result in significant injury or death to the user. All products and materials are sold and services provided subject to Zarlink's conditions of sale which are available on request.

Purchase of Zarlink's I<sup>2</sup>C components conveys a licence under the Philips I<sup>2</sup>C Patent rights to use these components in an I<sup>2</sup>C System, provided that the system conforms to the I<sup>2</sup>C Standard Specification as defined by Philips.

Zarlink, ZL and the Zarlink Semiconductor logo are trademarks of Zarlink Semiconductor Inc.

Copyright 2003, Zarlink Semiconductor Inc. All Rights Reserved.

TECHNICAL DOCUMENTATION - NOT FOR RESALE