

# SRAM MODULE

## FEATURES

- High speed: 15\*, 20, 25, 30 and 35ns
- High-performance, low-power CMOS process
- Single +5V ±10% power supply
- Easy memory expansion with  $\overline{CE}$  and  $\overline{OE}$  functions
- Low profile
- Industry-standard pinout
- All inputs and outputs are TTL-compatible
- Upgradable with 128K x 32 and 256K x 32 modules

## OPTIONS

	MARKING
• Timing	
12ns access	-12*
15ns access	-15
20ns access	-20
25ns access	-25
35ns access	-35
• Packages	
64-pin SIMM	M
64-pin ZIP	Z
• 2V data retention	L
• Low power	P
• Part Number Example:	MT8S6432Z-15 P

\*Consult factory

NOTE: Not all combinations of operating temperature, speed, data retention and low power are necessarily available. Please contact the factory for availability of specific part number combinations.

## GENERAL DESCRIPTION

The MT8S6432 is a high-speed SRAM memory module containing 65,536 words organized in a x32-bit configuration. The module consists of eight 64K x 4 fast SRAMs mounted on a 64-pin, double-sided, FR4 printed circuit board.


Data is written into the SRAM memory when write enable ( $\overline{WE}$ ) and chip enable ( $\overline{CE}$ ) inputs are both LOW. Reading is accomplished when  $\overline{WE}$  remains HIGH and  $\overline{CE}$  and output enable ( $\overline{OE}$ ) are LOW.  $\overline{CE}$  and/or  $\overline{OE}$  can set the output in a High-Z state for additional flexibility in system design and memory expansion.

PD0 and PD1 identify the module's density, allowing interchangeable use of alternate density, industry-standard modules. Four chip enable inputs, ( $\overline{CE1}$ ,  $\overline{CE2}$ ,  $\overline{CE3}$  and  $\overline{CE4}$ ) are used to enable the module's 4 bytes independently.


# 64K x 32 SRAM

## PIN ASSIGNMENT (Top View)

64-Pin SIMM  
(SF-2)



64-Pin ZIP  
(SG-3)




PIN #	SYMBOL	PIN#	SYMBOL	PIN#	SYMBOL	PIN#	SYMBOL
1	Vss	17	A2	33	$\overline{CE4}$	49	A4
2	PD0	18	A9	34	$\overline{CE3}$	50	A11
3	PD1	19	DQ13	35	NC	51	A5
4	DQ1	20	DQ5	36	NC	52	A12
5	DQ9	21	DQ14	37	$\overline{OE}$	53	Vcc
6	DQ2	22	DQ6	38	Vss	54	A13
7	DQ10	23	DQ15	39	DQ25	55	A6
8	DQ3	24	DQ7	40	DQ17	56	DQ21
9	DQ11	25	DQ16	41	DQ26	57	DQ29
10	DQ4	26	DQ8	42	DQ18	58	DQ22
11	DQ12	27	Vss	43	DQ27	59	DQ30
12	Vcc	28	WE	44	DQ19	60	DQ23
13	A0	29	A15	45	DQ28	61	DQ31
14	A7	30	A14	46	DQ20	62	DQ24
15	A1	31	$\overline{CE2}$	47	A3	63	DQ32
16	A8	32	$\overline{CE1}$	48	A10	64	Vss

The Micron SRAM family uses a high-speed, low-power CMOS design in a four-transistor memory cell featuring double-layer metal, double-layer polysilicon technology. All module components may be powered from a single +5V DC supply and all inputs and outputs are fully TTL-compatible. The "L" option offers reduced-voltage operation for systems with low standby power requirements.

The "LP" version provides a reduction in both operating current (Icc) and TTL standby current (Isb). The latter is achieved through the use of gated inputs on the WE, OE and

**GENERAL DESCRIPTION (continued)**

address lines, which also facilitates the design of battery backed systems. That is, the gated inputs simplify the design effort and circuitry required to protect against inadvertent battery current drain during power-down, when inputs may be at undefined levels.

**FUNCTIONAL BLOCK DIAGRAM****SRAM MODULE****TRUTH TABLE**

MODE	OE	CE	WE	DQ	POWER
STANDBY	X	H	X	HIGH-Z	STANDBY
READ	L	L	H	Q	ACTIVE
NOT SELECTED	H	L	H	HIGH-Z	ACTIVE
WRITE	X	L	L	D	ACTIVE

**ABSOLUTE MAXIMUM RATINGS\***

Voltage on Vcc Supply Relative to Vss ..... -1V to +7V  
 Storage Temperature ..... -55°C to +125°C  
 Power Dissipation ..... 8W  
 Short Circuit Output Current ..... 50mA  
 Voltage on Any Pin Relative to Vss ..... -1V to Vcc +1V

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS**

(0°C ≤ TA ≤ 70°C; Vcc = 5V ±10%)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		VIH	2.2	Vcc+1	V	1
Input Low (Logic 0) Voltage		VIL	-0.5	0.8	V	1, 2
Input Leakage Current	0V ≤ VIN ≤ Vcc	ILI	-40	40	µA	
Output Leakage Current	Output(s) disabled 0V ≤ VOUT ≤ Vcc	ILO	-5	5	µA	
Output High Voltage	IOH = -4.0mA	VOH	2.4		V	1
Output Low Voltage	IOL = 8.0mA	VOL		0.4	V	1
Supply Voltage		Vcc	4.5	5.5	V	1

DESCRIPTION	CONDITIONS	SYMBOL	MAX						UNITS	NOTES
			TYP	-12	-15 <sup>†</sup>	-20	-25	-35		
Operating Current TTL Input Levels	CE ≤ VIL; Vcc = MAX f = MAX = 1/tRC outputs open	Icc	824	1,520	1,360	1,200	1,040	1,000	mA	3, 13
	P Version	Icc	768	-	-	1,080	1,000	920	mA	3, 13
Power Supply Current: Standby	CE ≥ VIH; Vcc = MAX f = MAX = 1/tRC outputs open	Isb1	192	440	400	360	320	280	mA	13
	P Version	Isb1	11.2	-	-	32	32	32	mA	13
	CE ≥ Vcc -0.2V; Vcc = MAX VIN ≤ VSS +0.2V or VIN ≥ VCC -0.2V; f = 0	Isb2	4.8	40	40	40	40	56	mA	13
	P Version	Isb2	3.2	-	3	3	3	3	mA	13

<sup>†</sup> LP version not available with this speed grade.**CAPACITANCE**

DESCRIPTION	CONDITIONS	SYMBOL	MAX	UNITS	NOTES
Input Capacitance: A0-A15, WE, OE	TA = 25°C; f = 1 MHz Vcc = 5V	CI	70	pF	4
Input Capacitance: CE1- CE4		C12	15	pF	4
Input/Output Capacitance: DQ1-DQ32		CI/o	10	pF	4

**ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS**

(Note 5) (0°C ≤ TA ≤ 70°C; Vcc = 5V ±10%)

DESCRIPTION	SYM	-12*		-15		-20		-25		-35		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
<b>READ Cycle</b>													
READ cycle time	t <sub>RC</sub>	12		15		20		25		35		ns	
Address access time	t <sub>AA</sub>		12		15		20		25		35	ns	
Chip Enable access time	t <sub>ACE</sub>		12		15		20		25		35	ns	
Output hold from address change	t <sub>OH</sub>	3		3		3		3		3		ns	
Chip Enable LOW to output in Low-Z	t <sub>LZCE</sub>	3		3		3		3		3		ns	7
Chip Enable to output in High-Z	t <sub>HZCE</sub>		6		8		9		9		15	ns	6, 7
Chip Enable LOW to power-up time	t <sub>PU</sub>	0		0		0		0		0		ns	
Chip Enable HIGH to power-down time	t <sub>PD</sub>		12		15		20		25		35	ns	
Output Enable access time	t <sub>AOE</sub>	6		8		8		8		12	ns		
Output Enable LOW to output in Low-Z	t <sub>LZOE</sub>	0		0		0		0		0		ns	
Output Enable HIGH to output in High-Z	t <sub>HZOE</sub>		6		6		7		7		12	ns	6
<b>WRITE Cycle</b>													
WRITE cycle time	t <sub>WC</sub>	12		15		20		20		30		ns	
Chip Enable to end of write	t <sub>CW</sub>	8		10		12		15		20		ns	
Address valid to end of write	t <sub>AW</sub>	8		10		12		15		20		ns	
Address setup time	t <sub>AS</sub>	0		0		0		0		0		ns	
Address hold from end of write	t <sub>AH</sub>	1		1		1		1		1		ns	
WRITE pulse width	t <sub>WP1</sub>	8		10		12		15		20		ns	
WRITE pulse width	t <sub>WP2</sub>	12		12		15		15		20		ns	
Data setup time	t <sub>DS</sub>	7		7		10		10		15		ns	
Data hold time	t <sub>DH</sub>	0		0		0		0		0		ns	
Write Enable LOW to output in Low-Z	t <sub>LZWE</sub>	2		2		2		2		2		ns	7
Write Enable HIGH to output in High-Z	t <sub>HZWE</sub>		6	0	7	0	8	0	10	0	12	ns	6, 7

\*Consult factory

## AC TEST CONDITIONS

Input pulse levels .....	Vss to 3.0V
Input rise and fall times.....	3ns
Input timing reference levels .....	1.5V
Output reference levels .....	1.5V
Output load .....	See Figures 1 and 2




Fig. 1 OUTPUT LOAD EQUIVALENT




Fig. 2 OUTPUT LOAD EQUIVALENT

## NOTES


1. All voltages referenced to Vss (GND).
2. -3V for pulse width <  $t_{RC}/2$ .
3. Icc is dependent on output loading and cycle rates.
4. This parameter is sampled.
5. Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
6.  $t_{HZCE}$ ,  $t_{HZOE}$  and  $t_{HZWE}$  are specified with CL = 5pF as in Fig. 2. Transition is measured  $\pm 500\text{mV}$  from steady state voltage.
7. At any given temperature and voltage condition,  $t_{HZCE}$  is less than  $t_{LZCE}$  and  $t_{HZWE}$  is less than  $t_{LZWE}$ .
8. WE is HIGH for READ cycle.

9. Device is continuously selected. All chip enables are held in their active state.
10. Address valid prior to, or coincident with, latest occurring chip enable.
11.  $t_{RC}$ =Read Cycle Time
12. Chip enable and write enable can initiate and terminate a WRITE cycle.
13. Typical values are measured at 5V, 25°C and 20ns cycle time.
14. Typical values are measured at 25°C.
15. Output enable ( $\overline{OE}$ ) is inactive (HIGH).
16. Output enable ( $\overline{OE}$ ) is active (LOW).


## DATA RETENTION ELECTRICAL CHARACTERISTICS (L version only)

DESCRIPTION	CONDITIONS		SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Vcc for Retention Data			$V_{DR}$	2			V	
Data Retention Current L Version	$CE \geq (Vcc - 0.2V)$	$Vcc = 2V$	$I_{ccdr}$		280	2,400	$\mu A$	14
	$VIN \geq (Vcc - 0.2V)$ or $\leq 0.2V$	$Vcc = 3V$			720	4,000	$\mu A$	14
Data Retention Current LP Version	$CE \geq (Vcc - 0.2V)$	$Vcc = 2V$	$I_{ccdr}$		280	2,400	$\mu A$	14
		$Vcc = 3V$	$I_{ccdr}$		720	4,000	$\mu A$	14
Chip Deselect to Data Retention Time			$t_{CDR}$	0			ns	4
Operation Recovery Time			$t_R$	$t_{RC}$			ns	4,11


### LOW V<sub>cc</sub> DATA-RETENTION WAVEFORM



### READ CYCLE NO. 1<sup>8,9</sup>




### READ CYCLE NO. 2<sup>7,8,10</sup>




DON'T CARE

UNDEFINED

**WRITE CYCLE NO. 1<sup>12</sup>**  
(Chip Enable Controlled)



**WRITE CYCLE NO. 2<sup>7, 12, 15</sup>**  
(Write Enable Controlled)



DON'T CARE

UNDEFINED

**WRITE CYCLE NO. 3<sup>7, 12, 16</sup>**  
(Write Enable Controlled)

