# Designer's™ Data Sheet

# Fully Isolated TMOS E-FET™ **High Energy Power FET**

### N-Channel Enhancement-Mode Silicon Gate

This advanced high voltage TMOS E-FET is designed to withstand high energy in the avalanche mode and commutation modes. This new high energy device also offers a drain-to-source diode with fast recovery time. Designed for high voltage, high speed switching applications such as power supplies, PWM motor controls and other inductive loads, the avalanche energy capability is specified to eliminate the guesswork in designs where inductive loads are switched and offer additional safety margin against unexpected voltage transients.


- Designed to Eliminate the Need for External Zener Transient Suppressor — Absorbs High Energy in the Avalanche Mode
- Commutating Safe Operating Area (CSOA) Specified for Use in Half and Full Bridge Circuits
- Diode is Characterized for Use in Bridge Circuits
- IDSS and VDS(on) Specified at Elevated Temperature
- Isolated Version of the MTP3N60E




## **MTA2N60E**

Motorola Preferred Device

**TMOS POWER FET** 2.0 AMPERES **600 VOLTS** R<sub>DS(on)</sub> = 2.2 OHMS MAX





CASE 221D-02, Style 1 (ISOLATED TO-220 TYPE)

### MAXIMUM RATINGS (T<sub>C</sub> = 25°C unless otherwise noted)

Rating		Symbol	Value	Unit
Drain-to-Source Voltage		VDSS	600	Volts
Drain-to-Gate Voltage (R <sub>GS</sub> = 1.0 MΩ)		VDGR	600	Volts
Gate-to-Source Voltage — Continuous — Non-Repetitive ( $t_p \le 50 \mu s$ )		V <sub>GS</sub> V <sub>GSM</sub>	±20 ±40	Volts
Drain Current — Continuous — Single Pulse (t <sub>p</sub> ≤ 10 μs)		ID IDM	2.0 9.0	Amps
RMS Isolation Voltage (t = 1 second, R.H. ≤ 30%, T <sub>A</sub> = 25°C)	Per Figure 19 Per Figure 20 Per Figure 21	VISO1 VISO2 VISO3	4500 3500 1500	Volts
Total Power Dissipation @ T <sub>C</sub> = 25°C Derate above 25°C		PD	50 0.4	Watts W/°C
Operating and Storage Temperature Range		T <sub>J</sub> , T <sub>Stg</sub>	-55 to 150	°C

### UNCLAMPED DRAIN-TO-SOURCE AVALANCHE CHARACTERISTICS (TJ ≤ 150°C)

ſ	Single Pulse Drain-to-Source Avalanche Energy — Starting T <sub>J</sub> = 25°C	EAS	290	mJ
1	$(V_{DD} = 75 \text{ V}, V_{GS} = 10 \text{ V}, L = 64 \text{ mH}, R_{G} = 25 \Omega, Peak I_{L} = 4.0 \text{ A})$			
1	(See Figures 16, 17 and 18)			

### THERMAL CHARACTERISTICS

Thermal Resistance — Junction to Case — Junction to Ambient	R <sub>BJC</sub> R <sub>BJA</sub>	2.7 62.5	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	ΤŁ	260	°C

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves - representing boundaries on device characteristics - are given to facilitate "worst case" design.

Preferred devices are Motorola recommended choices for future use and best overall value.


**REV 1** 

9

## **ELECTRICAL CHARACTERISTICS** (T<sub>J</sub> = 25°C unless otherwise noted)

Chi	aracteristic	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS						
Drain-to-Source Breakdown Volta (VGS = 0, ID = 250 μAdc) Temperature Coefficient (positive	-	V <sub>(BR)DSS</sub>	600	 480		Vdc mV/°C
Zero Gate Voltage Drain Current (VDS = 600 V, VGS = 0) (VDS = 480 V, VGS = 0, TJ = 12	5°C)	IDSS	*******		0.25 1.0	mA
Gate-Body Leakage Current Fo	orward (VGSF = 20 Vdc, VDS = 0)	IGSSF		_	100	nAdc
Gate-Body Leakage Current Re	everse (V <sub>GSR</sub> = 20 Vdc, V <sub>DS</sub> = 0)	IGSSR	_	-	100	nAdc
ON CHARACTERISTICS*					<u> </u>	4
Gate Threshold Voltage (V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μAdc) Temperature Coefficient (negativ	re)	VGS(th)	2.0	2.8 8.5	4.0 —	Vdc mV/°C
Static Drain-to-Source On-Resist	ance (VGS = 10 Vdc, ID = 1.5 Adc)	R <sub>DS(on)</sub>		1.9	2.2	Ohm
Drain-to-Source On-Voltage (VG8 (ID = 3.0 Adc) (ID = 1.5 Adc, TJ = 125°C)	S = 10 V)	V <sub>DS(on)</sub>	20.0000 20.0000		7.0 7.5	Vdc
Forward Transconductance (VDS	≥ 15 V, I <sub>D</sub> = 1.5 A)	g <sub>FS</sub>	1.5			mhos
DYNAMIC CHARACTERISTICS	· · · · · · · · · · · · · · · · · · ·			1		1
Input Capacitance	$(V_{DS} = 25 \text{ V}, V_{GS} = 0,$	C <sub>iss</sub>		800		pF
Reverse Transfer Capacitance	f = 1.0 MHz)	C <sub>rss</sub>		19	_	
Output Capacitance	See Figures 14 and 15	Coss	-	105	-	1
SWITCHING CHARACTERISTICS (	TJ = 100°C)			<u> </u>		<u> </u>
Turn-On Delay Time		<sup>t</sup> d(on)	-	16		ns
Rise Time	(Vps = 300 V, lp = 3.0 A,	tr		27	_	
Turn-Off Delay Time	$V_{GS}$ = 10 V, R <sub>g</sub> = 12 Ω) See Figure 7	td(off)	_	32		
Fall Time		ŧ		25		]
Gate Charge		QT		24	31	nC
	( $V_{DS}$ = 400 V, $I_{D}$ = 3.0 A, $V_{GS}$ = 10 Vdc) See Figures 5 and 6	Q <sub>1</sub>		4.0		]
		Q <sub>2</sub>	_	10		]
	1	Q <sub>3</sub>	_	8.0		
SOURCE-DRAIN DIODE CHARAC	TERISTICS*					
Forward OnVoltage	(I <sub>S</sub> = 3.0 A, V <sub>GS</sub> = 0) (I <sub>S</sub> = 3.0 A, V <sub>GS</sub> = 0, T <sub>J</sub> = 125°C)	VSD		1.0	1.4	Vdc
				0.9		
Reverse Recovery Time	$(I_S = 3.0 \text{ A, V}_{GS} = 0,$ $dI_S/dt = 100 \text{ A/}\mu\text{s})$	t <sub>rr</sub>		350		វាន
NTERNAL PACKAGE INDUCTANO	)E					
Internal Drain Inductance (Measured from the drain lead 0	.25" from package to center of die)	LD		4.5		nH
Internal Source Inductance (Measured from the source lead	0.25" from package to source bond pad)	LS		7.5		
SOLATION CAPACITANCE						7
Isolation Capacitance, Drain-to-He	eatsink	C <sub>iso</sub>		15	<u></u>	pF

<sup>\*</sup> Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2.0%.







Figure 1. On-Region Characteristics






Figure 3. On-Resistance versus Drain Current




Figure 4. On-Resistance Variation With **Temperature** 




Figure 5. Gate Charge Test Circuit




Figure 6. Gate Charge versus Gate-to-Source Voltage

### SAFE OPERATING AREA INFORMATION

#### FORWARD BIASED SAFE OPERATING AREA

The FBSOA curves define the maximum drain-to-source voltage and drain current that a device can safely handle when it is forward biased, or when it is on, or being turned on. Because these curves include the limitations of simultaneous high voltage and high current, up to the rating of the device, they are especially useful to designers of linear systems. The curves are based on a case temperature of 25°C and a maximum junction temperature of 150°C. Limitations for repetitive pulses at various case temperatures can be determined by using the thermal response curves. Motorola Application Note, AN569, "Transient Thermal Resistance—General Data and Its Use" provides detailed instructions.

#### **SWITCHING SAFE OPERATING AREA**

The switching safe operating area (SOA) of Figure 9 is the boundary that the load line may traverse without incurring damage to the MOSFET. The fundamental limits are the peak current, IDM and the breakdown voltage, BVDSS. The switching SOA shown in Figure 9 is applicable for both turnon and turn-off of the devices for switching times less than one microsecond.




Figure 8. Maximum Rated Forward Biased Safe Operating Area

The power averaged over a complete switching cycle must be less than:

$$\frac{\mathsf{T_{J(max)}} - \mathsf{T_{C}}}{\mathsf{R_{\theta JC}}}$$




Figure 7. Resistive Switching Time Variation versus Gate Resistance




Figure 9. Maximum Rated Switching Safe Operating Area




Figure 10. Thermal Response

### **COMMUTATING SAFE OPERATING AREA (CSOA)**

The Commutating Safe Operating Area (CSOA) of Figure 12 defines the limits of safe operation for commutated source-drain current versus re-applied drain voltage when the source-drain diode has undergone forward bias. The curve shows the limitations of IFM and peak VDS for a given rate of change of source current. It is applicable when waveforms similar to those of Figure 11 are present. Full or halfbridge PWM DC motor controllers are common applications requiring CSOA data.

Device stresses increase with increasing rate of change of source current so dls/dt is specified with a maximum value. Higher values of dls/dt require an appropriate derating of IFM. peak Vps or both. Ultimately dls/dt is limited primarily by device, package, and circuit impedances. Maximum device stress occurs during trr as the diode goes from conduction to reverse blocking.

VDS(pk) is the peak drain-to-source voltage that the device must sustain during commutation; IFM is the maximum forward source-drain diode current just prior to the onset of commutation.

 $V_{\mbox{\scriptsize R}}$  is specified at 80% of  $V_{\mbox{\scriptsize (BR)DSS}}$  to ensure that the CSOA stress is maximized as Is decays from IRM to zero.

RGS should be minimized during commutation. TJ has only a second order effect on CSOA.

Stray inductances in Motorola's test circuit are assumed to be practical minimums. dVDS/dt in excess of 10 V/ns was attained with dis/dt of 400 A/µs.




Figure 12. Commutating Safe Operating Area (CSOA)




Figure 14. Low Voltage Capacitance Variation




Figure 11. Commutating Waveforms




Figure 13. Commutating Safe Operating Area **Test Circuit** 




Figure 15. High Voltage Capacitance Variation

9-12





Figure 16. Maximum Avalanche Energy versus Starting Junction Temperature







Figure 17. Unclamped Inductive Switching Test Circuit

Figure 18. Unclamped Inductive Switching Waveforms

### **TEST CONDITIONS FOR ISOLATION TESTS\***



### **MOUNTING INFORMATION\*\***




Figure 22. Typical Mounting Techniques\*

Laboratory tests on a limited number of samples indicate, when using the screw and compression washer mounting technique, a screw torque of 6 to 9 in - ibs is sufficient to provide maximum power dissipation capability. The compression washer helps to maintain a constant pressure on the package over time and during

large temperature excursions.

Destructive laboratory tests show that using a hex head 4–40 screw, without washers, and applying a torque in excess of 20 in · lbs will cause the plastic to crack around the mounting hole, resulting in a loss of isolation capability.

Additional tests on stotted 4–40 screws indicate that the screw slot fails between 15 to 20 in · lbs without adversely affecting the package. However, in order to positively insure the package integrity of the fully isolated device, Motorola does not recommend exceeding 10 in · lbs of mounting torque under any mounting conditions.

<sup>\*\*</sup> For more information about mounting power semiconductors see Application Note AN1040.