

**P-Channel Enhancement Mode Power MOSFET**


# MTB080P06J3

<b>BV<sub>DSS</sub></b>	<b>-60V</b>
<b>I<sub>D</sub>@V<sub>GS</sub>=-10V, T<sub>C</sub>=25°C</b>	<b>-12.5A</b>
<b>R<sub>DS(ON)</sub>@V<sub>GS</sub>=-10V, I<sub>D</sub>=-10A</b>	<b>82.5mΩ (typ)</b>
<b>R<sub>DS(ON)</sub>@V<sub>GS</sub>=-5V, I<sub>D</sub>=-8A</b>	<b>107mΩ (typ)</b>


**Features**

- Low Gate Charge
- Simple Drive Requirement
- Pb-free Lead Plating & Halogen-free Package

**Equivalent Circuit**




**Outline**



**Ordering Information**

Device	Package	Shipping
MTB080P06J3-0-T3-G	TO-252 (Pb-free lead plating & halogen-free package)	2500 pcs / Tape & Reel



**Absolute Maximum Ratings** ( $T_C=25^\circ\text{C}$ , unless otherwise noted)

Parameter	Symbol	Limits	Unit	
Drain-Source Voltage	$V_{DS}$	-60	V	
Gate-Source Voltage	$V_{GS}$	$\pm 20$		
Continuous Drain Current @ $T_C=25^\circ\text{C}$ , $V_{GS}=-10\text{V}$	$I_D$	-12.5	A	
Continuous Drain Current @ $T_C=100^\circ\text{C}$ , $V_{GS}=-10\text{V}$		-7.9		
Continuous Drain Current @ $T_A=25^\circ\text{C}$ , $V_{GS}=-10\text{V}$ (Note 2)	$I_{DSM}$	-3.5		
Continuous Drain Current @ $T_A=70^\circ\text{C}$ , $V_{GS}=-10\text{V}$ (Note 2)		-2.8		
Pulsed Drain Current (Note 3)	$I_{DM}$	-45		
Avalanche Current (Note 3)	$I_{AS}$	-12.5		
Avalanche Energy @ $L=1\text{mH}$ , $I_D=-11\text{A}$ , $V_{DD}=-50\text{V}$ (Note 2)	$E_{AS}$	60	mJ	
Total Power Dissipation	$P_D$	$T_C=25^\circ\text{C}$ (Note 1)	31	W
		$T_C=100^\circ\text{C}$ (Note 1)	12	
	$P_{DSM}$	$T_A=25^\circ\text{C}$ (Note 2)	2.5	
		$T_A=70^\circ\text{C}$ (Note 2)	1.6	
Operating Junction and Storage Temperature Range	$T_j, T_{stg}$	-55~+150	$^\circ\text{C}$	

\* 100% UIS testing in condition of  $V_D=-15\text{V}$ ,  $L=1\text{mH}$ ,  $V_G=-10\text{V}$ ,  $I_{AS}=-9\text{A}$ , Rated  $V_{DS}=-60\text{V}$

**Thermal Data**


Parameter	Symbol	Typical	Maximum	Unit
Thermal Resistance, Junction-to-case	$R_{\theta JC}$	3.6	4	$^\circ\text{C}/\text{W}$
Thermal Resistance, Junction-to-ambient, $t \leq 10\text{s}$ (Note 2)	$R_{\theta JA}$	15	18	
Thermal Resistance, Junction-to-ambient, steady state		40	50	

- Note : 1. The power dissipation  $P_D$  is based on  $T_{J(MAX)}=150^\circ\text{C}$ , using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.
2. The value of  $R_{\theta JA}$  is measured with the device mounted on 1 in<sup>2</sup> FR-4 board with 2 oz. copper, in a still air environment with  $T_A=25^\circ\text{C}$ . The power dissipation  $P_{DSM}$  is based on  $R_{\theta JA}$  and the maximum allowed junction temperature of  $150^\circ\text{C}$ . The value in any given application depends on the user's specific board design.
3. Pulse width limited by junction temperature  $T_{J(MAX)}=150^\circ\text{C}$ . Ratings are based on low frequency and low duty cycles to keep initial  $T_J=25^\circ\text{C}$ .

**Characteristics (Tc=25°C, unless otherwise specified)**

Symbol	Min.	Typ.	Max.	Unit	Test Conditions
<b>Static</b>					
BV <sub>DSS</sub>	-60	-	-	V	V <sub>GS</sub> =0V, I <sub>D</sub> =-250μA
V <sub>GS(th)</sub>	-1.0	-	-2.5		V <sub>DS</sub> =V <sub>GS</sub> , I <sub>D</sub> =-250μA
I <sub>GSS</sub>	-	-	±100	nA	V <sub>GS</sub> =±20V, V <sub>DS</sub> =0V
I <sub>DSS</sub>	-	-	-1	μA	V <sub>DS</sub> =-48V, V <sub>GS</sub> =0V
	-	-	-25		V <sub>DS</sub> =-48V, V <sub>GS</sub> =0V, T <sub>J</sub> =85°C
R <sub>DS(ON)</sub> *1	-	82.5	115	mΩ	V <sub>GS</sub> =-10V, I <sub>D</sub> =-10A
	-	104	150		V <sub>GS</sub> =-5V, I <sub>D</sub> =-8A
G <sub>FS</sub> *1	-	11.5	-	S	V <sub>DS</sub> =-10V, I <sub>D</sub> =-10A
<b>Dynamic</b>					
Q <sub>g</sub> *1, 2	-	11.5	17.5	nC	I <sub>D</sub> =-10A, V <sub>DS</sub> =-48V, V <sub>GS</sub> =-10V
Q <sub>gs</sub> *1, 2	-	2.4	-		
Q <sub>gd</sub> *1, 2	-	2.9	-		
t <sub>d(ON)</sub> *1, 2	-	6.6	9.9	ns	V <sub>DS</sub> =-30V, I <sub>D</sub> =-10A, V <sub>GS</sub> =-10V, R <sub>G</sub> =3Ω
t <sub>r</sub> *1, 2	-	17.4	26.1		
t <sub>d(OFF)</sub> *1, 2	-	26.2	39.3		
t <sub>f</sub> *1, 2	-	7.6	11.4		
C <sub>iss</sub>	-	542	-	pF	V <sub>GS</sub> =0V, V <sub>DS</sub> =-25V, f=1MHz
C <sub>oss</sub>	-	57	-		
C <sub>rss</sub>	-	40	-		
R <sub>g</sub>	-	5.3	-	Ω	f=1MHz
<b>Source-Drain Diode Ratings and Characteristics</b>					
I <sub>S</sub> *1	-	-	-12.5	A	
I <sub>SM</sub> *1	-	-	-45		
V <sub>SD</sub> *1	-	-0.97	-1.2	V	I <sub>S</sub> =-10A, V <sub>GS</sub> =0V
t <sub>rr</sub>	-	13	19.5	ns	I <sub>F</sub> =-10A, dI <sub>F</sub> /dt=100A/μs
Q <sub>rr</sub>	-	9.5	-	nC	


Note : \*1.Pulse Test : Pulse Width ≤300μs, Duty Cycle≤2%  
 \*2.Independent of operating temperature  
 \*3.Pulse width limited by maximum junction temperature.

**Recommended soldering footprint**

 Unit (  $\frac{\text{mm}}{\text{inch}}$  )




## Typical Characteristics


Typical Output Characteristics




Brekdown Voltage vs Ambient Temperature




Static Drain-Source On-State resistance vs Drain Current




Reverse Drain Current vs Source-Drain Voltage



Static Drain-Source On-State Resistance vs Gate-Source Voltage




Drain-Source On-State Resistance vs Junction Temperature




**Typical Characteristics (Cont.)**


Capacitance vs Drain-to-Source Voltage




Threshold Voltage vs Junction Temperature




Maximum Safe Operating Area




Gate Charge Characteristics



Maximum Drain Current vs Case Temperature




Typical Transfer Characteristics






**Typical Characteristics (Cont.)**


Forward Transfer Admittance vs Drain Current




Single Pulse Power Rating, Junction to Case




Transient Thermal Response Curves



### Reel Dimension



### Carrier Tape Dimension



**Recommended wave soldering condition**

Product	Peak Temperature	Soldering Time
Pb-free devices	260 +0/-5 °C	5 +1/-1 seconds

**Recommended temperature profile for IR reflow**




Profile feature	Sn-Pb eutectic Assembly	Pb-free Assembly
Average ramp-up rate (Tsmax to Tp)	3°C/second max.	3°C/second max.
Preheat		
-Temperature Min(Ts min)	100°C	150°C
-Temperature Max(Ts max)	150°C	200°C
-Time(ts min to ts max)	60-120 seconds	60-180 seconds
Time maintained above:		
-Temperature (Tl)	183°C	217°C
- Time (tl)	60-150 seconds	60-150 seconds
Peak Temperature(Tp)	240 +0/-5 °C	260 +0/-5 °C
Time within 5°C of actual peak temperature(tp)	10-30 seconds	20-40 seconds
Ramp down rate	6°C/second max.	6°C/second max.
Time 25 °C to peak temperature	6 minutes max.	8 minutes max.

Note : All temperatures refer to topside of the package, measured on the package body surface.



**TO-252 Dimension**



DIM	Inches		Millimeters		DIM	Inches		Millimeters	
	Min.	Max.	Min.	Max.		Min.	Max.	Min.	Max.
A	0.087	0.094	2.200	2.400	e	0.086	0.094	2.186	2.386
A1	0.000	0.005	0.000	0.127	e1	0.172	0.188	4.372	4.772
B	0.039	0.048	0.990	1.210	H	0.163	REF	4.140	REF
b	0.026	0.034	0.660	0.860	K	0.190	REF	4.830	REF
b1	0.026	0.034	0.660	0.860	L	0.386	0.409	9.800	10.400
C	0.018	0.023	0.460	0.580	L1	0.114	REF	2.900	REF
C1	0.018	0.023	0.460	0.580	L2	0.055	0.067	1.400	1.700
D	0.256	0.264	6.500	6.700	L3	0.024	0.039	0.600	1.000
D1	0.201	0.215	5.100	5.460	P	0.026	REF	0.650	REF
E	0.236	0.244	6.000	6.200	V	0.211	REF	5.350	REF

Notes: 1.Controlling dimension: millimeters.  
 2.Maximum lead thickness includes lead finish thickness, and minimum lead thickness is the minimum thickness of base material.  
 3.If there is any question with packing specification or packing method, please contact your local CYStek sales office.

**Material:**

- Lead : Pure tin plated.
- Mold Compound: Epoxy resin family, flammability solid burning class: UL94V-0.

**Important Notice:**

- All rights are reserved. Reproduction in whole or in part is prohibited without the prior written approval of CYStek.
- CYStek reserves the right to make changes to its products without notice.
- CYStek **semiconductor products are not warranted to be suitable for use in Life-Support Applications, or systems.**
- CYStek assumes no liability for any consequence of customer product design, infringement of patents, or application assistance.