

# N- AND P-CHANNEL ENHANCEMENT MODE POWER MOSFET

## MTC4501Q8

### Description

The MTC4501Q8 consists of a N-channel and a P-channel enhancement-mode MOSFET in a single SOP-8 package, providing the designer with the best combination of fast switching, ruggedized device design, low on-resistance and cost-effectiveness.

The SOP-8 package is universally preferred for all commercial-industrial surface mount applications and suited for low voltage applications such as DC/DC converters.


### Features

- Simple drive requirement
- Low on-resistance
- Fast switching speed
- Pb-free package


### Applications

- Power management in notebook computer, portable equipment and battery powered systems.

### Equivalent Circuit



### Outline





**Absolute Maximum Ratings** (Ta=25°C)

Parameter	Symbol	Limits		Unit
		N-channel	P-channel	
Drain-Source Breakdown Voltage	BV <sub>DSS</sub>	30	-30	V
Gate-Source Voltage	V <sub>GS</sub>	±20	±16	V
Continuous Drain Current @T <sub>A</sub> =25 °C (Note 1)	I <sub>D</sub>	7	-5.3	A
Continuous Drain Current @T <sub>A</sub> =70 °C (Note 1)	I <sub>D</sub>	5.8	-4.7	A
Pulsed Drain Current (Note 2)	I <sub>DM</sub>	20	-20	A
Total Power Dissipation (Note 1)	P <sub>d</sub>	2		W
Linear Derating Factor		0.016		W / °C
Operating Junction Temperature	T <sub>j</sub>	-55~+150		°C
Storage Temperature	T <sub>stg</sub>	-55~+150		°C
Thermal Resistance, Junction-to-Ambient (Note 1)	R <sub>th,ja</sub>	62.5		°C/W

Note : 1.Surface mounted on 1 in<sup>2</sup> copper pad of FR-4 board, 135°C/W when mounted on minimum copper pad  
 2.Pulse width limited by maximum junction temperature

**N-Channel Electrical Characteristics** (Tj=25°C, unless otherwise specified)

Symbol	Min.	Typ.	Max.	Unit	Test Conditions
<b>Static</b>					
BV <sub>DSS</sub>	30	-	-	V	V <sub>GS</sub> =0, I <sub>D</sub> =250μA
ΔBV <sub>DSS</sub> /ΔT <sub>j</sub>	-	0.02	-	V/°C	Reference to 25°C, I <sub>D</sub> =1mA
V <sub>GS(th)</sub>	1.0	-	3.0	V	V <sub>DS</sub> =V <sub>GS</sub> , I <sub>D</sub> =250μA
I <sub>GSS</sub>	-	-	±100	nA	V <sub>GS</sub> =±20V, V <sub>DS</sub> =0
I <sub>DSS</sub>	-	-	1	μA	V <sub>DS</sub> =30V, V <sub>GS</sub> =0
I <sub>DSS</sub>	-	-	25	μA	V <sub>DS</sub> =24V, V <sub>GS</sub> =0, T <sub>j</sub> =70°C
*R <sub>DS(ON)</sub>	-	-	28	mΩ	I <sub>D</sub> =7A, V <sub>GS</sub> =10V
	-	-	42		I <sub>D</sub> =5A, V <sub>GS</sub> =4.5V
*G <sub>FS</sub>	-	13	-	S	V <sub>DS</sub> =10V, I <sub>D</sub> =7A
<b>Dynamic</b>					
C <sub>iss</sub>	-	645	-	pF	V <sub>DS</sub> =25V, V <sub>GS</sub> =0, f=1MHz
C <sub>oss</sub>	-	150	-		
C <sub>rss</sub>	-	95	-		
*t <sub>d(ON)</sub>	-	6	-	ns	V <sub>DS</sub> =15V, I <sub>D</sub> =1A, V <sub>GS</sub> =10V, R <sub>G</sub> =3.3Ω, R <sub>D</sub> =15Ω
*t <sub>r</sub>	-	5.2	-		
*t <sub>d(OFF)</sub>	-	18.8	-		
*t <sub>f</sub>	-	4.4	-		
*Q <sub>g</sub>	-	8.4	-	nC	V <sub>DS</sub> =24V, I <sub>D</sub> =7A, V <sub>GS</sub> =4.5V
*Q <sub>gs</sub>	-	2.1	-		
*Q <sub>gd</sub>	-	4.7	-		
<b>Source-Drain Diode</b>					
*V <sub>SD</sub>	-	-	1.2	V	V <sub>GS</sub> =0V, I <sub>S</sub> =7A
*I <sub>S</sub>	-	-	1.67	A	V <sub>D</sub> =V <sub>G</sub> =0V, V <sub>S</sub> =1.2V

\*Pulse Test : Pulse Width ≤300μs, Duty Cycle ≤2%




**P-Channel Electrical Characteristics** (T<sub>j</sub>=25°C, unless otherwise specified)


Symbol	Min.	Typ.	Max.	Unit	Test Conditions
<b>Static</b>					
BV <sub>DSS</sub>	-30	-	-	V	V <sub>GS</sub> =0, I <sub>D</sub> =-250μA
ΔBV <sub>DSS</sub> /ΔT <sub>j</sub>	-	-0.028	-	V/°C	Reference to 25°C, I <sub>D</sub> =-1mA
V <sub>GS(th)</sub>	-1.0	-	-3.0	V	V <sub>DS</sub> =V <sub>GS</sub> , I <sub>D</sub> =-250μA
I <sub>GSS</sub>	-	-	±100	nA	V <sub>GS</sub> =±16V, V <sub>DS</sub> =0
I <sub>DSS</sub>	-	-	-1	μA	V <sub>DS</sub> =-30V, V <sub>GS</sub> =0
I <sub>DSS</sub>	-	-	-25	μA	V <sub>DS</sub> =-24V, V <sub>GS</sub> =0, T <sub>j</sub> =70°C
*R <sub>DS(ON)</sub>	-	-	50	mΩ	I <sub>D</sub> =-5.3A, V <sub>GS</sub> =-10V
	-	-	90		I <sub>D</sub> =-4.2A, V <sub>GS</sub> =-4.5V
*G <sub>FS</sub>	-	8.5	-	S	V <sub>DS</sub> =-10V, I <sub>D</sub> =-5.3A
<b>Dynamic</b>					
C <sub>iss</sub>	-	790	-	pF	V <sub>DS</sub> =-15V, V <sub>GS</sub> =0, f=1MHz
C <sub>oss</sub>	-	440	-		
C <sub>rss</sub>	-	120	-		
*t <sub>d(ON)</sub>	-	12	-	ns	V <sub>DS</sub> =-15V, I <sub>D</sub> =-1A, V <sub>GS</sub> =-10V, R <sub>G</sub> =6Ω, R <sub>D</sub> =15Ω
*t <sub>r</sub>	-	20	-	ns	
*t <sub>d(OFF)</sub>	-	45	-	ns	
*t <sub>f</sub>	-	27	-	ns	
*Q <sub>g</sub>	-	20	-	nC	V <sub>DS</sub> =-15V, I <sub>D</sub> =-5.3A, V <sub>GS</sub> =-10V
*Q <sub>gs</sub>	-	3.5	-	nC	
*Q <sub>gd</sub>	-	2	-	nC	
<b>Source-Drain Diode</b>					
*V <sub>SD</sub>	-	-	-1.2	V	V <sub>GS</sub> =0V, I <sub>S</sub> =-2.6A
*I <sub>S</sub>	-	-	-1.67	A	V <sub>D</sub> =V <sub>G</sub> =0V, V <sub>S</sub> =-1.2V

\*Pulse Test : Pulse Width ≤300μs, Duty Cycle≤2%


**N-channel Characteristic Curves**




**Fig 1. Typical Output Characteristics**




**Fig 2. Typical Output Characteristics**




**Fig 3. On-Resistance v.s. Gate Voltage**



**Fig 4. Normalized On-Resistance v.s. Junction Temperature**




**Fig 5. Maximum Drain Current v.s. Case Temperature**




**Fig 6. Type Power Dissipation**


**N-channel Characteristic Curves(Cont.)**




**Fig 7. Maximum Safe Operating Area**




**Fig 8. Effective Transient Thermal Impedance**




**Fig 9. Gate Charge Characteristics**



**Fig 10. Typical Capacitance Characteristics**




**Fig 11. Forward Characteristics of Reverse Diode**




**Fig 12. Gate Threshold Voltage v.s. Junction Temperature**


**N-channel Characteristic Curves(Cont.)**




**Fig 13. Switching Time Circuit**



**Fig 14. Switching Time Waveform**




**Fig 15. Gate Charge Circuit**




**Fig 16. Gate Charge Waveform**


**P-channel Characteristic Curves**




**Fig 1. Typical Output Characteristics**




**Fig 2. Typical Output Characteristics**




**Fig 3. On-Resistance v.s. Gate Voltage**



**Fig 4. Normalized On-Resistance v.s. Junction Temperature**




**Fig 5. Maximum Drain Current v.s. Case Temperature**




**Fig 6. Type Power Dissipation**


**P-channel Characteristic Curves(Cont.)**




**Fig 7. Maximum Safe Operating Area**




**Fig 8. Effective Transient Thermal Impedance**




**Fig 9. Gate Charge Characteristics**



**Fig 10. Typical Capacitance Characteristics**




**Fig 11. Forward Characteristics of Reverse Diode**




**Fig 12. Gate Threshold Voltage v.s. Junction Temperature**




**P-channel Characteristic Curves(Cont.)**




**Fig 13. Switching Time Circuit**



**Fig 14. Switching Time Waveform**




**Fig 15. Gate Charge Circuit**



**Fig 16. Gate Charge Waveform**

**SOP-8 Dimension**



\*: Typical

DIM	Inches		Millimeters		DIM	Inches		Millimeters	
	Min.	Max.	Min.	Max.		Min.	Max.	Min.	Max.
A	0.1909	0.2007	4.85	5.10	I	0.0019	0.0078	0.05	0.20
B	0.1515	0.1555	3.85	3.95	J	0.0118	0.0275	0.30	0.70
C	0.2283	0.2441	5.80	6.20	K	0.0074	0.0098	0.19	0.25
D	0.0480	0.0519	1.22	1.32	L	0.0145	0.0204	0.37	0.52
E	0.0145	0.0185	0.37	0.47	M	0.0118	0.0197	0.30	0.50
F	0.1472	0.1527	3.74	3.88	N	0.0031	0.0051	0.08	0.13
G	0.0570	0.0649	1.45	1.65	O	0.0000	0.0059	0.00	0.15
H	0.1889	0.2007	4.80	5.10					

- Notes: 1. Controlling dimension: millimeters.  
 2. Maximum lead thickness includes lead finish thickness, and minimum lead thickness is the minimum thickness of base material.  
 3. If there is any question with packing specification or packing method, please contact your local CYStek sales office.

**Material:**

- Lead: 42 Alloy; solder plating
- Mold Compound: Epoxy resin family, flammability solid burning class: UL94V-0

**Important Notice:**

- All rights are reserved. Reproduction in whole or in part is prohibited without the prior written approval of CYStek.
- CYStek reserves the right to make changes to its products without notice.
- CYStek **semiconductor products are not warranted to be suitable for use in Life-Support Applications, or systems.**
- CYStek assumes no liability for any consequence of customer product design, infringement of patents, or application assistance.